{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,15]],"date-time":"2026-09-15T12:59:23Z","timestamp":1789477163088,"version":"build-2803163510"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2026,2,10]]},"DOI":"10.1587\/elex.22.20250654","type":"journal-article","created":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T22:07:39Z","timestamp":1766009259000},"page":"20250654-20250654","source":"Crossref","is-referenced-by-count":1,"title":["A self-calibration of RDAC mismatch compensation technique for high-resolution SAR ADC design"],"prefix":"10.1587","volume":"23","author":[{"given":"Zhongjie","family":"Guo","sequence":"first","affiliation":[{"name":"School of Automation and Information Engineering, Xi\u2019an University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xuan","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Automation and Information Engineering, Xi\u2019an University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yina","family":"Bai","sequence":"additional","affiliation":[{"name":"School of Automation and Information Engineering, Xi\u2019an University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Benzheng","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Automation and Information Engineering, Xi\u2019an University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hejiu","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Automation and Information Engineering, Xi\u2019an University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ningmei","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Automation and Information Engineering, Xi\u2019an University of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] K. Wu, <i>et al.<\/i>: \u201cAn ultra-low-power highly integrated novel one-cell battery management chip for wearables,\u201d Microelectron. J. <b>130<\/b> (2022) 105640 (DOI: 10.1016\/j.mejo.2022.105640).","DOI":"10.1016\/j.mejo.2022.105640"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] L. Lu, <i>et al.<\/i>: \u201cA review on the key issues for lithium-ion battery management in electric vehicles,\u201d J. Power Sources <b>226<\/b> (2013) 272 (DOI: 10.1016\/j.jpowsour.2012.10.060).","DOI":"10.1016\/j.jpowsour.2012.10.060"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] X. Arraztoa-Lazkanotegi, <i>et al.<\/i>: \u201cScalable mixed-criticality safety concepts for a stationary battery management system (BMS) with integrated machine learning (ML),\u201d IEEE Access <b>13<\/b> (2025) 59811 (DOI: 10.1109\/ACCESS.2025.3555969).","DOI":"10.1109\/ACCESS.2025.3555969"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] D. Shi, <i>et al.<\/i>: \u201cCloud-based artificial intelligence framework for battery management system,\u201d Energies <b>16<\/b> (2023) 4403 (DOI: 10.3390\/en16114403).","DOI":"10.3390\/en16114403"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. You, <i>et al.<\/i>: \u201c17-Cell battery monitoring analog front end with high sampling accuracy for battery pack applications,\u201d Microelectron. Journal <b>151<\/b> (2024) 106327 (DOI: 10.1016\/j.mejo.2024.106327).","DOI":"10.1016\/j.mejo.2024.106327"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] B. Ragchaa, <i>et al.<\/i>: \u201cA design of fault-tolerant battery monitoring IC for electric vehicles complying with ISO 26262,\u201d IEEE Open J. Circuits Syst. <b>5<\/b> (2024) 166 (DOI: 10.1109\/OJCAS.2024.3391829).","DOI":"10.1109\/OJCAS.2024.3391829"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Canilang, <i>et al.<\/i>: \u201cDesign of modular BMS and real-time practical implementation for electric motorcycle application,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 519 (DOI: 10.1109\/TCSII.2021.3093937).","DOI":"10.1109\/TCSII.2021.3093937"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Hao, <i>et al.<\/i>: \u201cA power management IC used for monitoring and protection of Li-ion battery packs,\u201d Journal of Sensors <b>2021<\/b> (2021) 6611648 (DOI: 10.1155\/2021\/6611648).","DOI":"10.1155\/2021\/6611648"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. Kadirvel, <i>et al.<\/i>: \u201cA stackable, 6-cell, Li-ion, battery management IC for electric vehicles with 13, 12-bit \u03a3\u0394 ADCs, cell balancing, and direct-connect current-mode communications,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 928 (DOI: 10.1109\/JSSC.2014.2300861).","DOI":"10.1109\/JSSC.2014.2300861"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] V.B. Vulligaddala, <i>et al.<\/i>: \u201cA 7-cell, stackable, Li-ion monitoring and active\/passive balancing IC with in-built cell balancing switches for electric and hybrid vehicles,\u201d IEEE Trans. Ind. Inform. <b>16<\/b> (2020) 3335 (DOI: 10.1109\/TII.2019.2953939).","DOI":"10.1109\/TII.2019.2953939"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Xu, <i>et al.<\/i>: \u201cA novel MSB-prediction SAR ADC strategy for battery pack voltage detection,\u201d Microelectron. Journal <b>80<\/b> (2018) 46 (DOI: 10.1016\/j.mejo.2018.08.004).","DOI":"10.1016\/j.mejo.2018.08.004"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Fateh, <i>et al.<\/i>: \u201cA reconfigurable 5-to-14\u2006bit SAR ADC for battery-powered medical instrumentation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>62<\/b> (2015) 2685 (DOI: 10.1109\/TCSI.2015.2477580).","DOI":"10.1109\/TCSI.2015.2477580"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Y. Zhang, <i>et al.<\/i>: \u201cA wireless headstage system based on neural-recording chip featuring 315\u2006nW kickback-reduction SAR ADC,\u201d IEEE Trans. Biomed. Circuits Syst. <b>17<\/b> (2023) 105 (DOI: 10.1109\/TBCAS.2022.3224387).","DOI":"10.1109\/TBCAS.2022.3224387"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] C. Lu, <i>et al.<\/i>: \u201cA 10\u2006bit resistor-floating-resistor-string DAC (RFR-DAC) for high color-depth LCD driver ICs,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2454 (DOI: 10.1109\/JSSC.2012.2206684).","DOI":"10.1109\/JSSC.2012.2206684"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] D. Jung, <i>et al.<\/i>: \u201cA 12-bit multi-channel R-R DAC using a shared resistor string scheme for area-efficient display source driver,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 3688 (DOI: 10.1109\/TCSI.2018.2854849).","DOI":"10.1109\/TCSI.2018.2854849"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] R.C. McLachlan, <i>et al.<\/i>: \u201cA 20b clockless DAC with sub-ppm INL, 7.5\u2006nV\/\u221aHz noise and 0.05\u2006ppm\/\u00b0C stability,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 3028 (DOI: 10.1109\/JSSC.2013.2278449).","DOI":"10.1109\/JSSC.2013.2278449"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] N. Liu, <i>et al.<\/i>: \u201cAn 8-bit low-cost string DAC with gradient errors suppression to achieve 16-bit linearity,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 2157 (DOI: 10.1109\/TCSI.2020.2974975).","DOI":"10.1109\/TCSI.2020.2974975"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] C. Park, <i>et al.<\/i>: \u201cA 12-bit 125-MS\/s 2.5-bit\/cycle SAR-based pipeline ADC employing a self-biased gain boosting amplifie,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 3618 (DOI: 10.1109\/TCSI.2020.3006149).","DOI":"10.1109\/TCSI.2020.3006149"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Q. Zhang, <i>et al.<\/i>: \u201cA 12-bit two-step single-slope ADC with a constant input-common-mode level resistor ramp generator,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>30<\/b> (2022) 644 (DOI: 10.1109\/TVLSI.2022.3156612).","DOI":"10.1109\/TVLSI.2022.3156612"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J. Ding, <i>et al.<\/i>: \u201cA 16-bit 1-MS\/s SAR ADC with capacitor mismatch self-calibration,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>33<\/b> (2025) 10 (DOI: 10.1109\/TVLSI.2024.3489231).","DOI":"10.1109\/TVLSI.2024.3489231"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] H. Fan, <i>et al.<\/i>: \u201c14-bit SAR ADC with on-chip digital bubble sorting calibration technology,\u201d Chin. J. Electron. <b>34<\/b> (2025) 125 (DOI: 10.23919\/cje.2023.00.307).","DOI":"10.23919\/cje.2023.00.307"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Kim, <i>et al.<\/i>: \u201cA low-area and fully nonlinear 10-bit column driver with low-voltage DAC and switched-capacitor amplifier for active-matrix displays,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2020) 488 (DOI: 10.1109\/JSSC.2020.3024704).","DOI":"10.1109\/JSSC.2020.3024704"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] C. Lu, <i>et al.<\/i>: \u201cA 10-bit two-stage R-DAC with isolating source followers for TFT-LCD and AMOLED column-driver ICs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 326 (DOI: 10.1109\/TVLSI.2018.2876638).","DOI":"10.1109\/TVLSI.2018.2876638"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] H. Tuinhout, <i>et al.<\/i>: \u201cDesign and characterization of a high-precision resistor ladder test structure,\u201d IEEE Trans. Semicond. Manuf. <b>16<\/b> (2003) 187 (DOI: 10.1109\/TSM.2003.811583).","DOI":"10.1109\/TSM.2003.811583"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Y. Li and D. Chen: \u201cLow-cost, high-precision DAC design based on ordered element matching,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 502 (DOI: 10.1109\/TCSI.2018.2870665).","DOI":"10.1109\/TCSI.2018.2870665"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Z. Si, <i>et al.<\/i>: \u201cMemristor-assisted background calibration for SAR ADCs: a feasibility study,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>70<\/b> (2023) 3497 (DOI: 10.1109\/TCSI.2023.3272609).","DOI":"10.1109\/TCSI.2023.3272609"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] H. Hong and G.-M. Lee: \u201cA 65-fJ\/conversion-step 0.9-V 200-kS\/s rail-to-rail 8-bit successive approximation ADC,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 2161 (DOI: 10.1109\/JSSC.2007.905237).","DOI":"10.1109\/JSSC.2007.905237"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] C. Kunnatharayil, <i>et al.<\/i>: \u201cA speed-enhanced asynchronous SAR control logic based on two-phase handshake architecture,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) <b>2020<\/b> (2020) 1 (DOI: 10.1109\/ISCAS45731.2020.9180943).","DOI":"10.1109\/ISCAS45731.2020.9180943"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] J. Yao, <i>et al.<\/i>: \u201cBulk voltage trimming offset calibration for high-speed flash ADCs,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>57<\/b> (2010) 110 (DOI: 10.1109\/TCSII.2010.2040317).","DOI":"10.1109\/TCSII.2010.2040317"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M. Ismail and I.M. Nasir: \u201cNonlinear mismatch modeling of resistor device for circuit simulations,\u201d 2nd Asia Symposium on Quality Electronic Design (ASQED) (2010) 366 (DOI: 10.1109\/ASQED.2010.5548309).","DOI":"10.1109\/ASQED.2010.5548309"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/3\/23_22.20250654\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T03:55:02Z","timestamp":1771041302000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/3\/23_22.20250654\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,10]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250654","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2,10]]},"article-number":"22.20250654"}}