{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T23:20:25Z","timestamp":1649114425908},"reference-count":5,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2011]]},"DOI":"10.1587\/elex.8.1730","type":"journal-article","created":{"date-parts":[[2011,10,25]],"date-time":"2011-10-25T06:22:17Z","timestamp":1319523737000},"page":"1730-1735","source":"Crossref","is-referenced-by-count":1,"title":["A low-power\/high-resolution dual-mode analog-to-digital converter for wireless sensor applications"],"prefix":"10.1587","volume":"8","author":[{"given":"Jae Joon","family":"Kim","sequence":"first","affiliation":[{"name":"Ulsan National Institute of Science and Technology"}]},{"given":"Chang-Hyuk","family":"Cho","sequence":"additional","affiliation":[{"name":"Samsung RFIC Design Center"}]},{"given":"Kwan-Yeob","family":"Chae","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology"}]},{"given":"Sangjin","family":"Byun","sequence":"additional","affiliation":[{"name":"Dongguk University-Seoul"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.905237"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. Van der Plas, and J. Craninckx, &ldquo;An 820&micro;W 9b 40MS\/s noise-tolerant dynamic-SAR ADC in 90nm digital CMOS,&rdquo; <i>IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers<\/i>, pp. 238-239, Feb. 2008.","DOI":"10.1109\/ISSCC.2008.4523145"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] H.-C. Choi, Y.-J. Kim, S.-W. Yoo, S.-Y. Hwang, and S.-H. Lee, &ldquo;A programmable 0.8-V 10-bit 60-MS\/s 19.2-mW 0.13-&micro;m CMOS ADC operating down to 0.5V,&rdquo; <i>IEEE Trans. Circuits Syst. II, Exp. Briefs<\/i>, vol. 55, no. 4, pp. 319-323, April 2008.","DOI":"10.1109\/TCSII.2008.918989"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Y. Ke, J. Craninckx, and G. Gielen, &ldquo;A Design Approach for Power-Optimized Fully Reconfigurable A\/D Converter for 4G Radios,&rdquo; <i>IEEE Trans. Circuits Syst. II, Exp. Briefs<\/i>, vol. 55, no. 3, pp. 229-233, March 2008.","DOI":"10.1109\/TCSII.2008.918974"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y.-K. Cho, Y.-D. Jeon, J.-W. Nam, and J.-K. Kwon, &ldquo;A 9-bit 80MS\/s successive approximation register analog-to-digital converter with a capacitor reduction technique,&rdquo; <i>IEEE Trans. Circuits Syst. II, Exp. Briefs<\/i>, vol. 57, no. 7, pp. 502-506, July 2010.","DOI":"10.1109\/TCSII.2010.2048387"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/20\/8_20_1730\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T20:09:02Z","timestamp":1619208542000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/20\/8_20_1730\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"references-count":5,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2011]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.8.1730","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}