{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T04:40:48Z","timestamp":1648615248804},"reference-count":6,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2011]]},"DOI":"10.1587\/elex.8.2106","type":"journal-article","created":{"date-parts":[[2011,12,26]],"date-time":"2011-12-26T06:14:27Z","timestamp":1324880067000},"page":"2106-2111","source":"Crossref","is-referenced-by-count":0,"title":["LP2D: a novel low-power 2D memory for sliding-window applications in vector DSPs"],"prefix":"10.1587","volume":"8","author":[{"given":"Sheng","family":"Liu","sequence":"first","affiliation":[{"name":"Computer School, National University of Defense Technology"}]},{"given":"Shuming","family":"Chen","sequence":"additional","affiliation":[{"name":"Computer School, National University of Defense Technology"}]},{"given":"Xi","family":"Ning","sequence":"additional","affiliation":[{"name":"Computer School, National University of Defense Technology"}]},{"given":"Jianghua","family":"Wan","sequence":"additional","affiliation":[{"name":"Computer School, National University of Defense Technology"}]},{"given":"Hu","family":"Chen","sequence":"additional","affiliation":[{"name":"Computer School, National University of Defense Technology"}]},{"given":"Kai","family":"Zhang","sequence":"additional","affiliation":[{"name":"Computer School, National University of Defense Technology"}]},{"given":"Yaohua","family":"Wang","sequence":"additional","affiliation":[{"name":"Computer School, National University of Defense Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.858488"},{"key":"2","unstructured":"[2] H. Xiao, &ldquo;Study on Image Matching Arithmetic and Implement,&rdquo; <i>Postdoctoral Research Dissertation<\/i>, Cheng Du, China, 2010."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J. K. Tanskanen, &ldquo;Scalable Parallel Memory Architecture for Video Coding,&rdquo; <i>J. VLSI Signal Processing<\/i>, vol. 38, no. 2, pp. 173-199, Sept. 2004.","DOI":"10.1023\/B:VLSI.0000040428.04740.fe"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2005.864345"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2008.918273"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y. H. Tian and X. J. Zhang, &ldquo;An Efficient Memory System for Fast Block Matching Motion Estimation Algorithms,&rdquo; <i>Proc. 2nd International Congress on Imagine and Signal Processing<\/i>, pp. 1-5, Oct. 2009.","DOI":"10.1109\/CISP.2009.5304699"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/24\/8_24_2106\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T20:11:33Z","timestamp":1619208693000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/24\/8_24_2106\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"references-count":6,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2011]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.8.2106","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}