{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:49:44Z","timestamp":1761662984342,"version":"3.38.0"},"reference-count":7,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2011]]},"DOI":"10.1587\/elex.8.859","type":"journal-article","created":{"date-parts":[[2011,6,10]],"date-time":"2011-06-10T10:00:33Z","timestamp":1307700033000},"page":"859-865","source":"Crossref","is-referenced-by-count":11,"title":["A novel architecture for low voltage-low power DLL-based frequency multipliers"],"prefix":"10.1587","volume":"8","author":[{"given":"M.","family":"Gholami","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, Babol University of Technology"}]},{"given":"Gh.","family":"Ardeshir","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Babol University of Technology"}]},{"given":"H.","family":"Ghonoodi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Babol University of Technology"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] H. J. Hsu, C. T. Chiu, and Y. S. Hsu, &ldquo;Design of ultra low power current mode logics with adaptive body bias,&rdquo; <i>IEEE ISSOC<\/i>, pp. 141-144, Sept. 2000."},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/4.890315"},{"key":"3","unstructured":"[3] B. Razavi, <i>Design of Analog CMOS Integrated Circits<\/i>, McGraw-Hill."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S. Sidiropoulos, D. Liu, J. Kim, G. Wei, and M. Horowitz, &ldquo;Adaptive bandwidth DLLs and PLLs using regulated supply CMOS buffers,&rdquo; <i>Proc. IEEE Symp. VLSI Circuits<\/i>, pp. 124-127, June 2000.","DOI":"10.1109\/VLSIC.2000.852868"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804340"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. N. Chuang and S. I. Liu, &ldquo;A 0.5&sim;5 GHz wide-range multi-phase DLL with a calibrated charge pump,&rdquo; <i>IEEE Trans. Circuits Syst. II, Exp. Briefs<\/i>, vol. 54, no. 11, pp. 939-943, Nov. 2007.","DOI":"10.1109\/TCSII.2007.904155"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] C. N. Chuang and S. I. Liu, &ldquo;A 40 GHz DLL-based clock generator in 90 nm CMOS technology,&rdquo; <i>Proc. Dig. Tech. Papers, ISSCC<\/i>, pp. 178-179, Feb. 2007.","DOI":"10.1109\/ISSCC.2007.373352"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/11\/8_11_859\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,6]],"date-time":"2025-03-06T02:37:31Z","timestamp":1741228651000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/11\/8_11_859\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"references-count":7,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2011]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.8.859","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2011]]}}}