{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:27Z","timestamp":1759147167439},"reference-count":4,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2011]]},"DOI":"10.1587\/elex.8.897","type":"journal-article","created":{"date-parts":[[2011,6,27]],"date-time":"2011-06-27T06:08:20Z","timestamp":1309154900000},"page":"897-901","source":"Crossref","is-referenced-by-count":7,"title":["Fully parallel comparator for the moduli set {2n,2n-1,2n+1}"],"prefix":"10.1587","volume":"8","author":[{"given":"Shiva Taghipour","family":"Eivazi","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Science and Research Branch, Islamic Azad University"}]},{"given":"Mehdi","family":"Hosseinzadeh","sequence":"additional","affiliation":[{"name":"Science and Research Branch, Islamic Azad University"}]},{"given":"Omid","family":"Mirmotahari","sequence":"additional","affiliation":[{"name":"Nanoelectronic System Group at the Department of Informatics, University of Oslo"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","DOI":"10.1587\/elex.5.672"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] G. Diamauro, S. Impedovo, and G. Pirlo, &ldquo;A New Technique for Fast Number Comparison in the Residue Number System,&rdquo; <i>IEEE Trans. comput.<\/i>, vol. 42, no. 5, May 1993.","DOI":"10.1109\/12.223680"},{"key":"3","unstructured":"[3] E. Gholami, R. Farshidi, M. Hosseinzadeh, and H. Navi, &ldquo;High speed residue number system comparison for the moduli set {2<sup>n<\/sup>,2<sup>n<\/sup>-1,2<sup>n<\/sup>+1},&rdquo; <i>J. Commun. Comput.<\/i>, vol. 6, no. 3, March 2009."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Piestrak, &ldquo;A high-speed realization of a residue to binary number system converter,&rdquo; <i>IEEE Trans. Circuits Syst. II Analog Digit. Signal Process.<\/i>, vol. 42, no. 10, Oct. 1995.","DOI":"10.1109\/82.471401"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/12\/8_12_897\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T20:18:44Z","timestamp":1619209124000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/12\/8_12_897\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"references-count":4,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2011]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.8.897","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}