{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T14:10:45Z","timestamp":1648908645829},"reference-count":4,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2011]]},"DOI":"10.1587\/elex.8.950","type":"journal-article","created":{"date-parts":[[2011,6,27]],"date-time":"2011-06-27T06:08:20Z","timestamp":1309154900000},"page":"950-955","source":"Crossref","is-referenced-by-count":2,"title":["High performance VLSI design of runbefore for H.264\/AVC CAVLD"],"prefix":"10.1587","volume":"8","author":[{"given":"Jongwoo","family":"Bae","sequence":"first","affiliation":[{"name":"Department of Information and Communication Engineering, Myongji University"}]},{"given":"Jinsoo","family":"Cho","sequence":"additional","affiliation":[{"name":"Department of Computer Engineering, Kyungwon University"}]},{"given":"Baekhyun","family":"Kim","sequence":"additional","affiliation":[{"name":"Korea Railroad Research Institute"}]},{"given":"Jonghyen","family":"Baek","sequence":"additional","affiliation":[{"name":"Korea Railroad Research Institute"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] Joint Video Team, Draft ITU-T recommendation and final draft international standard of Joint Video Specification, ITU-T Rec. H.264\/ISO\/IEC 14496-10 AVC, March 2003."},{"key":"2","unstructured":"[2] H. C. Chang, C. C. Lin, and J. I. Guo, &ldquo;A novel low-cost high-performance VLSI architecture for MPEG-4 AVC\/H.264 CAVLC decoding,&rdquo; <i>IEEE Int. Sympo. Circuits Syst.<\/i>, vol. 6, pp. 6110-6113, May 2005."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J. Nikara, S. Vassiliadis, J. Takara, and P. Liuha, &ldquo;Multiple-symbol parallel decoding for variable length codes,&rdquo; <i>IEEE Trans. Very Large Scale Integr. (VLSI) Syst.<\/i>, vol. 12, no. 7, pp. 676-685, 2004.","DOI":"10.1109\/TVLSI.2004.825840"},{"key":"4","unstructured":"[4] T. Tsa, D. Fang, and Y. Pan, &ldquo;A hybrid cavld architecture design with low complexity and low power considerations,&rdquo; <i>IEEE Int. Conf. Multimedia and Expo<\/i>, pp. 1910-1913, July 2007."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/12\/8_12_950\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T20:19:31Z","timestamp":1619209171000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/12\/8_12_950\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"references-count":4,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2011]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.8.950","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}