{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T00:09:13Z","timestamp":1704931753926},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Commun."],"published-print":{"date-parts":[[2018]]},"DOI":"10.1587\/transcom.2017oap0001","type":"journal-article","created":{"date-parts":[[2017,10,17]],"date-time":"2017-10-17T22:09:06Z","timestamp":1508278146000},"page":"987-994","source":"Crossref","is-referenced-by-count":0,"title":["82.5GS\/s (8\u00d710.3GHz Multi-Phase Clocks) Blind Over-Sampling Based Burst-Mode Clock and Data Recovery for 10G-EPON 10.3-Gb\/s\/1.25-Gb\/s Dual-Rate Operation"],"prefix":"10.23919","volume":"E101.B","author":[{"given":"Naoki","family":"SUZUKI","sequence":"first","affiliation":[{"name":"Information Technology R&D Center, Mitsubishi Electric Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenichi","family":"NAKURA","sequence":"additional","affiliation":[{"name":"Information Technology R&D Center, Mitsubishi Electric Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takeshi","family":"SUEHIRO","sequence":"additional","affiliation":[{"name":"Information Technology R&D Center, Mitsubishi Electric Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seiji","family":"KOZAKI","sequence":"additional","affiliation":[{"name":"Information Technology R&D Center, Mitsubishi Electric Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junichi","family":"NAKAGAWA","sequence":"additional","affiliation":[{"name":"High frequency & Optical device Works Mitsubishi Electric Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kuniaki","family":"MOTOSHIMA","sequence":"additional","affiliation":[{"name":"Communication Systems Group, Mitsubishi Electric Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"1","unstructured":"[1] ITU Statistics, 2016, [Online]. Available: http:\/\/www.itu.int\/en\/ITU-D\/Statistics\/"},{"key":"2","unstructured":"[2] IEEE P802.3av Task Force, [Online]. Available: http:\/\/www.ieee802.org\/3\/av"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] X.Z. Qiu, X. Yin, J. Verbrugghe, B. Moeneclaey, A. Vyncke, C. Van Praet, G. Torfs, J. Bauwelinck, and J. Vandewege, \u201cFast synchronization 3R burst-mode receivers for passive optical networks,\u201d IEEE J. Lightwave Technol., vol.32, no.4, pp.644-659, Feb. 2014. 10.1109\/jlt.2013.2285594","DOI":"10.1109\/JLT.2013.2285594"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] N. Suzuki, K. Nakura, T. Suehiro, S. Kozaki, M. Nogami, and J. Nakagawa, \u201cOver-sampling based burst-mode CDR technology for high-speed TDM-PON systems,\u201d Proc. OFC\/NFOEC2011, OThT3, Los Angeles, CA, USA, March 2011. 10.1364\/ofc.2011.otht3","DOI":"10.1364\/OFC.2011.OThT3"},{"key":"5","unstructured":"[5] Y. Chang, \u201cFirst demonstration of a fast response\/locking burst-mode physical layer chipset for emerging 10G PON standards,\u201d Proc. ECOC2009, P6.29, Vienna, Austria, Sept. 2009."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Terada, Y. Ohtomo, K. Nishimura, H. Katsurai, S. Kimura, and N. Yoshimoto, \u201cJitter-reduction and pulse-width-distortion compensation circuits for a 10Gb\/s burst-mode CDR circuit,\u201d Proc. IEEE ISSCC Dig. Tech. Papers, pp.104-106, San Francisco, CA, USA, Feb. 2009. 10.1109\/isscc.2009.4977329","DOI":"10.1109\/ISSCC.2009.4977329"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Katsurai, M. Nogawa, Y. Ohtomo, J. Terada, and H. Koizumi, \u201c10.3-Gb\/s burst-mode CDR with idle insertion and digital calibration in 40-nm CMOS for 10G-EPON systems,\u201d Proc. A-SSCC, pp.353-356, Singapore, Nov. 2013. 10.1109\/asscc.2013.6691055","DOI":"10.1109\/ASSCC.2013.6691055"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] C. Liang and S. Liu, \u201cA 20\/10\/5\/2.5Gb\/s power-scaling burst-mode CDR circuit using GVCO\/Div2\/DFF tri-mode cells,\u201d Proc. EEE ISSCC Dig. Tech. Papers, pp.224-608, San Francisco, CA, USA, Feb. 2008. 10.1109\/isscc.2008.4523138\/mm1","DOI":"10.1109\/ISSCC.2008.4523138"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Terada, K. Nishimura, S. Kimura, H. Katsurai, N. Yoshimoto, and Y. Ohtomo, \u201cA 10.3125Gb\/s burst-mode CDR circuit using a \u0394\u03a3 DAC,\u201d IEEE ISSCC Dig. Tech. Papers, pp.226-609, San Francisco, CA, USA, Feb. 2008. 10.1109\/isscc.2008.4523139","DOI":"10.1109\/ISSCC.2008.4523139"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. Nishihara, S. Kimura, T. Yoshida, M. Nakamura, J. Terada, K. Nishimura, K. Kishine, K. Kato, Y. Ohtomo, N. Yoshimoto, T. Imai, and M. Tsubokawa, \u201cA burst-mode 3R receiver for 10-Gbit\/s PON systems with high sensitivity, wide dynamic range, and fast response,\u201d IEEE J. Lightwave. Technol., vol.32, no.4, pp.644-659, Jan. 2008. 10.1109\/jlt.2007.913034","DOI":"10.1109\/JLT.2007.913034"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] H. Tagami, S. Kozaki, K. Nakura, S. Kohama, M. Nogami, and K. Motoshima, \u201cA burst-mode bit-synchronization IC with large tolerance for pulse-width distortion for gigabit ethernet PON,\u201d IEEE J. Solid-State Circuits, vol.41, no.11, pp.2555-2565, Nov. 2006. 10.1109\/jssc.2006.883318","DOI":"10.1109\/JSSC.2006.883318"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S.-H. Lee, M.-S. Hwang, Y. Choi, S. Kim, Y. Moon, B.-J. Lee, D.-K. Jeong, W. Kim, Y.-J. Park, and G. Ahn, \u201cA 5-Gb\/s 0.25-\u00b5m CMOS jittertolerant variable-interval oversampling clock\/data recovery circuit,\u201d IEEE J. Solid-State Circuits, vol.37, no.12, pp.1822-1830, Dec. 2002. 10.1109\/jssc.2002.804342","DOI":"10.1109\/JSSC.2002.804342"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] B.J. Shastri and D.V. Plant, \u201c5\/10-Gb\/s burst-mode clock and data recovery based on semiblind oversampling for PONs: Theoretical and experimental,\u201d IEEE J. Sel. Topics Quantum Electron., vol.16, no.5, pp.1298-1320, Sept. 2010. 10.1109\/jstqe.2010.2041326","DOI":"10.1109\/JSTQE.2010.2041326"},{"key":"14","unstructured":"[14] N. Suzuki, K. Nakura, M. Ishikawa, S. Yoshima, S. Shirai, S. Kozaki, H. Tagami, M. Nogami, A. Takahashi, and J. Nakagawa, \u201cDemonstration of 10.3-Gbit\/s burst-mode CDR employing 0.13um SiGe BiCMOS quad-rate sampling IC and data-phase decision-algorithm for 10Gbps-based PON systems,\u201d Proc. ECOC2008, P6.3, Brussels, Belgium, Sept. 2008. 10.1109\/ecoc.2008.4729526"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] C. M\u00e9lange, B. Baekelandt, J. Bauwelinck, P. Ossieur, T. De Ridder, X.Z. Qiu, and J. Vandewege, \u201cBurst-mode CDR performance evaluation in long-reach high-split passive optical networks,\u201d IEEE J. Lightwave Technol., vol.27, no.17, pp.3837-3844, Sept. 2009. 10.1109\/jlt.2009.2016354","DOI":"10.1109\/JLT.2009.2016354"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] C. M\u00e9lange, B. Baekelandt, P. Demuytere, J. Bauwelinck, K. Van Renterghem, T. De Ridder, X.Z. Qiu, and J. Vandewege, \u201cMixed analogue\/digital phase picking algorithm in oversampling burst-mode clock phase alignment,\u201d Electron. Lett., vol.45, no.13, pp.694-695, Sept. 2009. 10.1049\/el.2009.3525","DOI":"10.1049\/el.2009.3525"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] B.J. Shastri, J. Faucher, M. Zeng, and D.V. Plant, \u201cBurst-mode clock and data recovery with FEC and fast phase acquisition for burst-error correction in GPONs,\u201d Proc. MWSCAS2007, pp.120-123, Montreal, Canada, Aug. 2007. 10.1109\/mwscas.2007.4488551","DOI":"10.1109\/MWSCAS.2007.4488551"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J. Faucher, M.Y. Mukadam, A. Li, and D.V. Plant, \u201c622\/1244Mb\/s burst-mode CDR for GPONs,\u201d Proc. LEOS2007, pp.420-421, Montreal, Canada, Oct. 2006. 10.1109\/leos.2006.279194","DOI":"10.1109\/LEOS.2006.279194"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A. Chowdhary, A. Kaushik, S.K. Mandal, S. Chopra, T. Nandy, and V. Uppal, \u201cA 8Gbps blind oversampling CDR frequency offset compensation over infinite burst,\u201d Proc. ESSCIRC2014, pp.443-446, Venice Lido, Italy, Sept. 2014. 10.1109\/esscirc.2014.6942117","DOI":"10.1109\/ESSCIRC.2014.6942117"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] H. Tagami, T. Kobayashi, K. Tsutsumi, T. Mizuochi, and K. Motoshima, \u201cA simple method of jitter evaluation for designing phase-locked loops for optical communication systems,\u201d IEEE J. Lightwave Technol., vol.28, no.22, pp.3314-3322, Nov. 2010. 10.1109\/jlt.2010.2089429","DOI":"10.1109\/JLT.2010.2089429"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] S. Yoshima, T. Suehiro, N. Suzuki, T. Nishitani, M. Nogami, and J. Nakagawa, \u201c10.3Gb\/s burst-mode XFP transceiver with emphasis for 10G-EPON multi-port OLT using RS(255, 223) FEC,\u201d Proc. ECOC2013, Mo.4.F.1, London, UK, Sept. 2013. 10.1049\/cp.2013.1324","DOI":"10.1049\/cp.2013.1324"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] N. Suzuki, K. Nakura, S. Kozaki, H. Tagami, M. Nogami, and J. Nakagawa,\u201d Single platform 10G-EPON 10.3-Gbps\/1.25-Gbps dual-rate CDR with fast burst-mode lock time employing 82.5GS\/s sampling IC and bit-rate adaptive decision logic circuit,\u201d Proc. ECOC2010, Mo.2.B.3, Torino, Italy, Sept. 2010. 10.1109\/ecoc.2010.5621284","DOI":"10.1109\/ECOC.2010.5621284"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] N. Suzuki, K. Naokura, S. Kozaki, H. Tagami, M. Nogami, and J. Nakagawa, \u201c82.5Gsample\/s (10.3125GHz \u00d7 8 phase clocks) burst-mode CDR for 10G-EPON systems,\u201d Electron. Lett., vol.45, pp.1261-1263, Nov. 2009. 10.1049\/el.2009.2561","DOI":"10.1049\/el.2009.2561"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] K. Nakura, N. Suzuki, H. Nose, J. Nakagawa, and S. Kozaki, \u201c1.25\/10.3Gbps dual rate algorithm for 10G-EPON burst-mode CDR,\u201d Proc. OFC\/NFOEC2010, OWX3, San Diego, CA, USA, March 2010. 10.1364\/ofc.2010.owx3","DOI":"10.1364\/OFC.2010.OWX3"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S. Yoshima, M. Nogami, S. Shirai, N. Suzuki, M. Noda, H. Ichibangase, and J. Nakagawa, \u201cA 10.3Gbit\/s LAN-PHY based burst-mode transmitter with a fast 6ns turn-on\/off time for 10Gbps-based PON Systems,\u201d Proc. OFC\/NFOEC2008, OWL4, San Francisco, CA, USA, March 2008. 10.1109\/ofc.2008.4528731","DOI":"10.1109\/OFC.2008.4528731"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M. Noda, N. Suzuki, S. Yoshima, M. Nogami, and J. Nakagawa, \u201cTechnology progress of high-speed burst-mode 3R receiver for PON applications,\u201d Proc. OFC\/NFOEC2012, OTh4G, Los Angeles, CA, USA, March 2012. 10.1364\/ofc.2012.oth4g.6","DOI":"10.1364\/OFC.2012.OTh4G.6"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] J. Nakagawa, M. Nogami, N. Suzuki, M. Noda, S. Yoshima, and H. Tagami, \u201c10.3Gb\/s burst-mode 3R receiver incorporating full AGC optical receiver and 82.5GS\/s sampling CDR for 10G-EPON systems,\u201d Proc. ECOC2009, We.5.2.3, Vienna, Austria, Sept. 2009.","DOI":"10.1109\/LPT.2010.2041115"}],"container-title":["IEICE Transactions on Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transcom\/E101.B\/4\/E101.B_2017OAP0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T15:01:22Z","timestamp":1704898882000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transcom\/E101.B\/4\/E101.B_2017OAP0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018]]},"references-count":27,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/transcom.2017oap0001","relation":{},"ISSN":["0916-8516","1745-1345"],"issn-type":[{"value":"0916-8516","type":"print"},{"value":"1745-1345","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018]]}}}