{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,1,11]],"date-time":"2024-01-11T00:11:22Z","timestamp":1704931882056},"reference-count":38,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Commun."],"published-print":{"date-parts":[[2019,9,1]]},"DOI":"10.1587\/transcom.2018ebp3333","type":"journal-article","created":{"date-parts":[[2019,3,17]],"date-time":"2019-03-17T22:31:46Z","timestamp":1552861906000},"page":"1862-1874","source":"Crossref","is-referenced-by-count":3,"title":["Exploiting Packet-Level Parallelism of Packet Parsing for FPGA-Based Switches"],"prefix":"10.23919","volume":"E102.B","author":[{"given":"Junnan","family":"LI","sequence":"first","affiliation":[{"name":"College of Computer, National University of Defense Technology"}]},{"given":"Biao","family":"HAN","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}]},{"given":"Zhigang","family":"SUN","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}]},{"given":"Tao","family":"LI","sequence":"additional","affiliation":[{"name":"College of Computer, National University of Defense Technology"}]},{"given":"Xiaoyan","family":"WANG","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Engineering, Ibaraki University"}]}],"member":"263","reference":[{"key":"1","unstructured":"[1] D. Firestone, A. Putnam, S. Mundkur, et al., \u201cAzure accelerated networking: SmartNICs in the public cloud,\u201d 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI), pp.51-66, Renton, WA, 2018."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] L.B. Da Silva, D. Almeida, J.A.M. Nacif, I. Sanchez-Osorio, C.A. Hernandez-Martinez, and R. Ferreira, \u201cExploring the dynamics of large-scale gene regulatory networks using hardware acceleration on a heterogeneous CPU-FPGA platform,\u201d Proc. ReConFigurable Computing and FPGAs (ReConFig), pp.1-7, Cancun, Mexico, 2017. 10.1109\/reconfig.2017.8279791","DOI":"10.1109\/RECONFIG.2017.8279791"},{"key":"3","unstructured":"[3] L. Luo, \u201cTowards converged SmartNIC architecture for bare metal and public clouds at tencent scale,\u201d Presented at Asia-Pacific workshop on Networking (APNet), 2018. [Online]. Available: https:\/\/conferences.sigcomm.org\/events\/apnet2018\/slides\/larry.pdf"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Mahalingam, D. Dutt, K. Duda, P. Agarwal, L. Kreeger, T. Sridhar, M. Bursell, and C. Wright, \u201cVirtual extensible local area network (VXLAN): A framework for overlaying virtualized layer 2 networks over layer 3 networks,\u201d no.RFC 7348, 2014. [Online]. Available: www.rfc-editor.org\/info\/rfc7348 10.17487\/rfc7348","DOI":"10.17487\/rfc7348"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] P. Garg and Y. Wang, \u201cNVGRE: Network virtualization using generic routing encapsulation,\u201d no.RFC 7637, 2015. [Online]. Available: www.rfc-editor.org\/info\/rfc7637 10.17487\/rfc7637","DOI":"10.17487\/RFC7637"},{"key":"6","unstructured":"[6] C. Kim, A. Sivaraman, N. Katta, et al., \u201cIn-band network telemetry via programmable dataplanes,\u201d Proc. ACM SIGCOMM, London, UK, 2015."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] G. Gibb, G. Varghese, M. Horowitz, and N. McKeown, \u201cDesign principles for packet parsers,\u201d Proc. Architectures for Networking and Communications Systems (ANCS), pp.13-24, San Jose, CA, USA, 2013. 10.1109\/ancs.2013.6665172","DOI":"10.1109\/ANCS.2013.6665172"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. Attig and G. Brebner, \u201c400Gb\/s programmable packet parsing on a single FPGA,\u201d Proc. Architectures for Networking and Communications Systems(ANCS), pp.12-23, Brooklyn, NY, USA, 2011. 10.1109\/ancs.2011.12","DOI":"10.1109\/ANCS.2011.12"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] P. Bencek, V. Pu, and H. Kubtov, \u201cP4-to-VHDL: Automatic generation of 100Gbps packet parsers\u201d Proc. Field-Programmable Custom Computing Machines (FCCM), pp.148-155, Washington, DC, USA, 2016. 10.1109\/fccm.2016.46","DOI":"10.1109\/FCCM.2016.46"},{"key":"10","unstructured":"[10] J.S. da Silva, F.R. Boyer, and J.M. Langlois, \u201cP4-compatible high-level synthesis of low latency 100Gb\/s streaming packet parsers in FPGAs,\u201d Proc. 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA), pp.147-152, Monterey, CA, USA, 2018. 10.1145\/3174243.3174270"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] C. Kozanitis, J. Huber, S. Singh, and G. Varghese, \u201cLeaping multiple headers in a single bound: Wire-speed parsing using the kangaroo system,\u201d Proc. IEEE Conference on Computer Communications (INFOCOM), pp.1-9, San Diego, CA, USA, 2010. 10.1109\/infcom.2010.5462139","DOI":"10.1109\/INFCOM.2010.5462139"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] B. Li, K. Tan, L. Luo, Y. Peng, R. Luo, N. Xu, Y. Xiong, and P. Cheng, \u201cClicknp: Highly flexible and high-performance network processing with reconfigurable hardware,\u201d Proc. 2016 conference on ACM SIGCOMM, pp.1-14, Florianopolis, Brazil, 2016. 10.1145\/2934872.2934897","DOI":"10.1145\/2934872.2934897"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] T. Ganegedara, W. Jiang, and V.K. Prasanna, \u201cA scalable and modular architecture for high-performance packet classification,\u201d IEEE Trans. Parallel Distrib. Syst., vol.25, no.5, pp.1135-1144, 2014. 10.1109\/tpds.2013.261","DOI":"10.1109\/TPDS.2013.261"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] W. Jiang, \u201cScalable ternary content addressable memory implementation using FPGAs,\u201d Proc. Architectures for Networking and Communications Systems (ANCS), pp.71-82, San Jose, CA, USA, 2013. 10.1109\/ancs.2013.6665177","DOI":"10.1109\/ANCS.2013.6665177"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] T.V. Lakshman and D. Stiliadis, \u201cHigh-speed policy-based packet forwarding using efficient multi-dimensional range matching,\u201d ACM SIGCOMM Comput. Commun. Rev., vol.28, no.4, pp.203-214, 1998. 10.1145\/285243.285283","DOI":"10.1145\/285243.285283"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] P. Bosshart, G. Varghese, D. Walker, D. Daly, G. Gibb, M. Izzard, N. McKeown, J. Rexford, C. Schlesinger, D. Talayco, and A. Vahdat, \u201cP4: Programming protocol-independent packet processors,\u201d ACM SIGCOMM Comput. Commun. Rev., vol.44, no.3, pp.87-95, 2014. 10.1145\/2656877.2656890","DOI":"10.1145\/2656877.2656890"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] M. Shreedhar and G. Varghese, \u201cEfficient fair queuing using deficit round-robin,\u201d IEEE\/ACM Trans. Netw., vol.4, no.3, pp.375-385, 1996. 10.1109\/90.502236","DOI":"10.1109\/90.502236"},{"key":"18","unstructured":"[18] A. Ghodsi, M. Zaharia, B. Hindman, et al., \u201cDominant resource fairness: Fair allocation of multiple resource types,\u201d Proc. Networked Systems Design and Implementation (NSDI), pp.24-24, Boston, MA, USA, 2011."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] H. Le, W. Jiang, and V.K. Prasanna, \u201cA SRAM-based architecture for trie-based IP lookup using FPGA,\u201d Proc. Field-Programmable Custom Computing Machines (FCCM), pp.33-42, Palo Alto, CA, USA, 2008. 10.1109\/fccm.2008.9","DOI":"10.1109\/FCCM.2008.9"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M. Bando and H.J. Chao, \u201cFlashTrie: Hash-based prefix-compressed trie for IP route lookup beyond 100Gbps,\u201d Proc. IEEE Conference on Computer Communications (INFOCOM), pp.821-829, San Diego, CA, USA, 2010. 10.1109\/infcom.2010.5462142","DOI":"10.1109\/INFCOM.2010.5462142"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] T. Yang, G. Xie, Y. Li, Q. Fu, A.X. Liu, Q. Li, and L. Mathy, \u201cGuarantee IP lookup performance with FIB explosion,\u201d ACM SIGCOMM Comput. Commun. Rev., vol.44, no.4, pp.39-50, 2014. 10.1145\/2740070.2626297","DOI":"10.1145\/2740070.2626297"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] S. Zhu, J. Bi, C. Sun, C. Wu, and H. Hu, \u201cSDPA: Enhancing stateful forwarding for software-defined networking,\u201d Proc. IEEE International Conference on Network Protocols (ICNP), pp.323-333, San Francisco, CA, USA, 2015. 10.1109\/icnp.2015.45","DOI":"10.1109\/ICNP.2015.45"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] T.N. Thinh, T.T. Hieu, and S. Kittitornkun, \u201cA FPGA-based deep packet inspection engine for network intrusion detection system,\u201d Proc. Electrical Engineering\/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON), pp.1-4, 2012. 10.1109\/ecticon.2012.6254301","DOI":"10.1109\/ECTICon.2012.6254301"},{"key":"24","unstructured":"[24] K. Yamazaki, T. Osaka, S. Yasuda, et al., \u201cAccelerating SDN\/NFV with transparent offloading architecture,\u201d Proc. Open Networking Summit (ONS), pp.1-2, Santa Clara, CA, USA, 2014."},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] P. Bosshart, G. Gibb, H.S. Kim, G. Varghese, N. McKeown, M. Izzard, F. Mujica, and M. Horowitz, \u201cForwarding metamorphosis: Fast programmable match-action processing in hardware for SDN,\u201d ACM SIGCOMM Comput. Commun. Rev., vol.43, no.4, pp.99-110, 2013. 10.1145\/2534169.2486011","DOI":"10.1145\/2534169.2486011"},{"key":"26","unstructured":"[26] Intel FPGAs and Programamble Devices. [online]. Available: https:\/\/www.intel.com\/content\/www\/us\/en\/products\/programamble.html"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] O. Rottenstreich, I. Keslassy, A. Hassidim, H. Kaplan, and E. Porat, \u201cOn finding an optimal TCAM encoding scheme for packet classification\u201d Proc. IEEE Conference on Computer Communications (INFOCOM), pp.2049-2057, Turin, Italy, 2013. 10.1109\/infcom.2013.6567006","DOI":"10.1109\/INFCOM.2013.6567006"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] C.L. Hsieh and N. Weng, \u201cMany-field packet classification for software-defined networking switches,\u201d Proc. 2016 Symposium on Architectures for Networking and Communications Systems (ANCS), pp.13-24, Santa Clara, CA, USA, 2016. 10.1145\/2881025.2881036","DOI":"10.1145\/2881025.2881036"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[15] T.V. Lakshman and D. Stiliadis, \u201cHigh-speed policy-based packet forwarding using efficient multi-dimensional range matching,\u201d ACM SIGCOMM Comput. Commun. Rev., vol.28, no.4, pp.203-214, 1998. 10.1145\/285243.285283","DOI":"10.1145\/285243.285283"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] D.E. Taylor, \u201cSurvey and taxonomy of packet classification techniques,\u201d ACM Comput. Surv. (CSUR), vol.37, no.3, pp.238-275, 2005. 10.1145\/1108956.1108958","DOI":"10.1145\/1108956.1108958"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] R. Pagh and F.F. Rodler, \u201cCuckoo hashing,\u201d European Symposium on Algorithms, vol.52, no.2, pp.121-133, 2001.","DOI":"10.1007\/3-540-44676-1_10"},{"key":"32","unstructured":"[32] A. Broder and M. Mitzenmacher, \u201cUsing multiple hash functions to improve IP lookups,\u201d Proc. IEEE Conference on Computer Communications (INFOCOM), pp.1454-1463, Anchorage, Alaska, USA, 2001. 10.1109\/infcom.2001.916641"},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] H. Song, S. Dharmapurikar, J. Turner, and J. Lockwood, \u201cFast hash table lookup using extended bloom filter: An aid to network processing,\u201d ACM SIGCOMM Comput. Commun. Rev., vol.35, no.4, pp.181-192, 2005. 10.1145\/1090191.1080114","DOI":"10.1145\/1090191.1080114"},{"key":"34","unstructured":"[34] S. Kumar, \u201cAcceleration of network processing algorithms,\u201d PhD dissertation, Washington University, USA, 2008."},{"key":"35","unstructured":"[35] L. Linguaglossa, D. Rossi, D. Barach, et al., \u201cHigh-speed software data plane via vectorized packet processing,\u201d Telecom ParisTech, CNIT and University of Rome Tor Vergata, Cisco, Technical Report, 2017."},{"key":"36","unstructured":"[36] Mentor Graphics, \u201cModelSim,\u201d [online]. Available: http:\/\/www.mentor.com\/products\/fpga\/module"},{"key":"37","doi-asserted-by":"crossref","unstructured":"[37] C. Xu, D. Niu, N. Muralimanohar, R. Balasubramonian, T. Zhang, S. Yu, and Y. Xie, \u201cOvercoming the challanges of crossbar resistive memory architecture,\u201d Proc. IEEE 21st International Sysposium on High Performance Computer Architecture (HPCA), pp.476-488, Burlingame, CA, USA, 2015. 10.1109\/hpca.2015.7056056","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"38","doi-asserted-by":"publisher","unstructured":"[38] V. Catania, A. Mineo, S. Monteleone, M. Palesi, and D. Patti, \u201cCycle-acccurate network on chip simulation with noxim,\u201d ACM Trans. Model. Comput. Simul., vol.27, no.1, pp.1-4, 2016. 10.1145\/2953878","DOI":"10.1145\/2953878"}],"container-title":["IEICE Transactions on Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transcom\/E102.B\/9\/E102.B_2018EBP3333\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T15:02:21Z","timestamp":1704898941000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transcom\/E102.B\/9\/E102.B_2018EBP3333\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,1]]},"references-count":38,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transcom.2018ebp3333","relation":{},"ISSN":["0916-8516","1745-1345"],"issn-type":[{"value":"0916-8516","type":"print"},{"value":"1745-1345","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,9,1]]}}}