{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T17:45:14Z","timestamp":1767116714884},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Commun."],"published-print":{"date-parts":[[2020,1,1]]},"DOI":"10.1587\/transcom.2019cpp0001","type":"journal-article","created":{"date-parts":[[2019,8,4]],"date-time":"2019-08-04T22:03:09Z","timestamp":1564956189000},"page":"11-19","source":"Crossref","is-referenced-by-count":1,"title":["Real-Time Image Processing Based on Service Function Chaining Using CPU-FPGA Architecture"],"prefix":"10.23919","volume":"E103.B","author":[{"given":"Yuta","family":"UKON","sequence":"first","affiliation":[{"name":"NTT Device Innovation Center, NTT Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koji","family":"YAMAZAKI","sequence":"additional","affiliation":[{"name":"NTT Device Innovation Center, NTT Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koyo","family":"NITTA","sequence":"additional","affiliation":[{"name":"NTT Device Innovation Center, NTT Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Ukon, K. Yamazaki, and K. Nitta, \u201cVideo service function chaining with a real-time packet reordering circuit,\u201d Proc. International Symposium on Circuits and Systems (ISCAS), May 2018. 10.1109\/iscas.2018.8351291","DOI":"10.1109\/ISCAS.2018.8351291"},{"key":"2","unstructured":"[2] D. Pellerin, \u201cFPGA accelerated computing using AWS F1 instances,\u201d AWS Public Sector Summit 2017, June 2017."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Putnam, A.M. Caulfield, E.S. Chung, D. Chiou, K. Constantinides, J. Demme, H. Esmaeilzadeh, J. Fowers, G.P. Gopal, J. Gray, M. Haselman, S. Hauck, S. Heil, A. Hormati, J.-Y. Kim, S. Lanka, J. Larus, E. Peterson, S. Pope, A. Smith, J. Thong, P.Y. Xiao, and D. Burger, \u201cA reconfigurable fabric for accelerating large-scale datacenter services,\u201d Proc. 41st International Symposium on Computer Architecture (ISCA), pp.13-24, June 2014. 10.1109\/isca.2014.6853195","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] E. Chung, J. Fowers, K. Ovtcharov, M. Papamichael, A. Caulfield, T. Massengill, M. Liu, D. Lo, S. Alkalay, M. Haselman, M. Abeydeera, L. Adams, H. Angepat, C. Boehn, D. Chiou, O. Firestein, A. Forin, K.S. Gatlin, M. Ghandi, S. Heil, K. Holohan, A.E. Husseini, T. Juhasz, K. Kagi, R. Kovvuri, S. Lanka, F. van Megen, D. Mukhortov, P. Patel, B. Perez, A. Rapsang, S. Reinhardt, B. Rouhani, A. Sapek, R. Seera, S. Shekar, B. Sridharan, G. Weisz, L. Woods, P.Y. Xiao, D. Zhang, R. Zhao, and D. Burger, \u201cServing DNNs in real time at datacenter scale with project brainwave,\u201d IEEE Micro, vol.38, no.2, pp.8-20, March\/April 2018. 10.1109\/mm.2018.022071131","DOI":"10.1109\/MM.2018.022071131"},{"key":"5","unstructured":"[5] P.K. Gupta, \u201cXeon+ FPGA platform for the data center,\u201d The 4th Workshop on the Intersections of Computer Architecture and Reconfigurable Logic (CARL), June 2015."},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] R. Mijumbi, J. Serrat, J.-L. Gorricho, N. Bouten, F.D. Turck, and R. Boutaba, \u201cNetwork function virtualization: State-of-the-art and research challenges,\u201d Proc. IEEE Communications Surveys & Tutorials, vol.18, no.1, pp.236-262, 1st Quart. 2016. 10.1109\/comst.2015.2477041","DOI":"10.1109\/COMST.2015.2477041"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] D. Bhamare, R. Jain, M. Samaka, and A. Erbad, \u201cA survey on service function chaining,\u201d J. Netw. Comput. Appl., vol.75, pp.138-155, Nov. 2016. 10.1016\/j.jnca.2016.09.001","DOI":"10.1016\/j.jnca.2016.09.001"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] R. Brown, \u201cCalendar queues: A fast 0(1) priority queue implementation for the simulation event set problem,\u201d Commun. ACM, vol.31, no.10, pp.1220-1227, Oct. 1988. 10.1145\/63039.63045","DOI":"10.1145\/63039.63045"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S.-W. Moon, J. Rexford, and K.G. Shin, \u201cScalable hardware priority queue architectures for high-speed packet switches,\u201d IEEE Trans. Comput., vol.49, no.11, pp.1215-1227, Nov. 2000. 10.1109\/12.895938","DOI":"10.1109\/12.895938"},{"key":"10","unstructured":"[10] Intel Corporation, \u201cReorder Library,\u201d https:\/\/doc.dpdk.org\/guides\/_sources\/prog_guide\/reorder_lib.txt, accessed Aug. 10. 2018."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Y. Watanabe, Y. Kobayashi, T. Takenaka, T. Hosomi, and Y. Nakamura, \u201cAccelerating NFV application using CPU-FPGA tightly coupled architecture,\u201d Proc. International Conference on Field Programmable Technology (ICFPT), Dec. 2017. 10.1109\/fpt.2017.8280131","DOI":"10.1109\/FPT.2017.8280131"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J.F. Zazo, S. Lopez-Buedo, Y. Audzevich, and A.W. Moore, \u201cA PCIe DMA engine to support the virtualization of 40Gbps FPGA-accelerated network appliances,\u201d Proc. International Conference on ReConFigurable Computing and FPGAs (ReConFig), Dec. 2015. 10.1109\/reconfig.2015.7393334","DOI":"10.1109\/ReConFig.2015.7393334"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] K. Yamazaki, Y. Nakajima, T. Hatano, and A. Miyazaki, \u201cLagopus FPGA\u2014A reprogrammable data plane for high-performance software SDN switches,\u201d Hot Chips 27 Symposium (HCS), Aug. 2015. 10.1109\/hotchips.2015.7477471","DOI":"10.1109\/HOTCHIPS.2015.7477471"},{"key":"14","unstructured":"[14] B. Pfaff, J. Pettit, T. Koponen, K. Amidon, M. Casado, and S. Shenker, \u201cExtending networking into the virtualization layer,\u201d Proc. Eighth ACM Workshop on Hot Topics in Networks (HotNets), Oct. 2009."},{"key":"15","unstructured":"[15] The Fast Data Project, \u201cVector Packet Processing (VPP),\u201d FD.IO Project, https:\/\/fd.io\/technology\/, accessed Aug. 10. 2018."},{"key":"16","unstructured":"[16] Lagopus project, \u201cLagopus switch and router,\u201d www.lagopus.org\/, accessed Aug. 10. 2018."},{"key":"17","unstructured":"[17] Ryu SDN Framework Community, \u201cBuild SDN Agilely,\u201d https:\/\/osrg.github.io\/ryu\/, accessed Aug. 10. 2018."},{"key":"18","unstructured":"[18] Intel Corporation, \u201cDeveloper Quick Start Guide,\u201d https:\/\/www.dpdk.org\/, accessed Aug. 10. 2018."},{"key":"19","unstructured":"[19] H. Schulzrinne, S. Casner, R. Frederick, and V. Jacobson, \u201cRTP: A transport protocol for real-time applications,\u201d IETF, https:\/\/www.rfc-editor.org\/rfc\/rfc3550.txt, accessed Aug. 10. 2018."},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] N. Dalal and B. Triggs, \u201cHistograms of oriented gradients for human detection,\u201d Proc. Computer Society Conference on Computer Vision and Pattern Recognition (CVPR), vol.1, pp.886-893, June 2005. 10.1109\/cvpr.2005.177","DOI":"10.1109\/CVPR.2005.177"},{"key":"21","unstructured":"[21] Intel Corporation, \u201cINTEL FPGA SDK FOR OpenCL,\u201d https:\/\/www.intel.com\/content\/www\/us\/en\/software\/programmable\/sdk-for-opencl\/overview.html, accessed Aug. 10. 2018."}],"container-title":["IEICE Transactions on Communications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transcom\/E103.B\/1\/E103.B_2019CPP0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,10]],"date-time":"2024-01-10T14:57:43Z","timestamp":1704898663000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transcom\/E103.B\/1\/E103.B_2019CPP0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,1,1]]},"references-count":21,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transcom.2019cpp0001","relation":{},"ISSN":["0916-8516","1745-1345"],"issn-type":[{"value":"0916-8516","type":"print"},{"value":"1745-1345","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,1,1]]}}}