{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T07:50:18Z","timestamp":1761897018760},"reference-count":21,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2019,4,1]]},"DOI":"10.1587\/transele.2018cdp0004","type":"journal-article","created":{"date-parts":[[2019,3,31]],"date-time":"2019-03-31T18:10:30Z","timestamp":1554055830000},"page":"296-302","source":"Crossref","is-referenced-by-count":6,"title":["Analyzing Impacts of SRAM, FF and Combinational Circuit on Chip-Level Neutron-Induced Soft Error Rate"],"prefix":"10.1587","volume":"E102.C","author":[{"given":"Wang","family":"LIAO","sequence":"first","affiliation":[{"name":"Department of Information Systems Engieering, Osaka University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"HASHIMOTO","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engieering, Osaka University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] H.-K. Lim and J.G. Fossum, \u201cThreshold voltage of thin-film Silicon-on-Insulator (SOI) MOSFET's,\u201d IEEE Trans. Electron Devices, vol.30, no.10, pp.1244-1251, 1983. 10.1109\/t-ed.1983.21282","DOI":"10.1109\/T-ED.1983.21282"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] N. Seifert, P. Slankard, M. Kirsch, B. Narasimham, V. Zia, C. Brookreson, A. Vo, S. Mitra, B. Gill, and J. Maiz, \u201cRadiation-induced soft error rates of advanced CMOS bulk devices,\u201d Proc. Int. Reliab. Phys. Symp., pp.217-225, 2006. 10.1109\/relphy.2006.251220","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] P. Roche, G. Gasiot, K. Forbes, V. O'Sullivan, and V. Ferlet, \u201cComparisons of soft error rate for SRAMs in commercial SOI and bulk below the 130-nm technology node,\u201d IEEE Trans. Nucl. Sci., vol.50, no.6, pp.2046-2054, 2003. 10.1109\/tns.2003.821588","DOI":"10.1109\/TNS.2003.821588"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] J.R. Schwank, V. Ferlet-Cavrois, M.R. Shaneyfelt, P. Paillet, and P.E. Dodd, \u201cRadiation effects in SOI technologies,\u201d IEEE Trans. Nucl. Sci., vol.50, no.3, pp.522-538, 2003. 10.1109\/tns.2003.812930","DOI":"10.1109\/TNS.2003.812930"},{"key":"5","unstructured":"[5] Y. Yamamoto, H. Makiyama, H. Shinohara, T. Iwamatsu, H. Oda, S. Kamohara, N. Sugii, Y. Yamaguchi, T. Mizutani, and T. Hiramoto, \u201cUltralow-voltage operation of Silicon-on-Thin-BOX (SOTB) 2Mbit SRAM down to 0.37 V utilizing adaptive back bias,\u201d Proc. Symposium on VLSI Circuits, pp.T212-T213, 2013."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Yamaguchi, J. Furuta and K. Kobayashi, \u201cA radiation-hardened non-redundant flip-flop, stacked leveling critical charge flip-flop in a 65 nm thin BOX FD-SOI process,\u201d Proc. European Conference on Radiation and Its Effects on Components and Systems (RADECS), pp.1-4, 2015. 10.1109\/radecs.2015.7365581","DOI":"10.1109\/RADECS.2015.7365581"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Hirokawa, R. Harada, K. Sakuta, Y. Watanabe, and M. Hashimoto, \u201cMultiple sensitive volume based soft error rate estimation with machine learning,\u201d Proc. European Conference on Radiation and Its Effects on Components and Systems (RADECS), pp.1-4, 2016. 10.1109\/radecs.2016.8093181","DOI":"10.1109\/RADECS.2016.8093181"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] J. Furuta, E. Sonezaki, and K. Kobayashi, \u201cRadiation hardness evaluations of 65 nm fully depleted silicon on insulator and bulk processes by measuring single event transient pulse widths and single event upset rates,\u201d Japanese Journal of Applied Physics, vol.54, no.4S, pp.04DC15-1-6, March 2015. 10.7567\/jjap.54.04dc15","DOI":"10.7567\/JJAP.54.04DC15"},{"key":"9","unstructured":"[9] W. Liao, S. Hirokawa, R. Harada, and M. Hashimoto, \u201cContributions of SRAM, FF and combinational circuit to chip-level neutron-induced soft error Rate \u2014 Bulk vs. FD-SOI at 0.5 and 1.0V,\u201d Proc. International NEWCAS Conference, pp.33-37, 2017. 10.1109\/newcas.2017.8010098"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] V. Ferlet-Cavrois, L.W. Massengill, and P. Gouker, \u201cSingle event transients in digital CMOS \u2014 A review,\u201d IEEE Trans. Nucl. Sci., vol.60, no.3, pp.1767-1790, 2013. 10.1109\/tns.2013.2255624","DOI":"10.1109\/TNS.2013.2255624"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] J.F. Ziegler, \u201cTerrestrial cosmic rays,\u201d IBM Journal of Research and Development, vol.40, no.1, pp.19-39, Jan. 1996. 10.1147\/rd.401.0019","DOI":"10.1147\/rd.401.0019"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Kim, N. Hardavellas, K. Mai, B. Falsafi, and J. Hoe, \u201cMulti-bit error tolerant caches using two-dimensional error coding,\u201d Proc. Annu. Int. Symp. Microarchitecture, MICRO, pp.197-209, 2007. 10.1109\/micro.2007.19","DOI":"10.1109\/MICRO.2007.4408256"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] E. Ibe, H. Taniguchi, Y. Yahagi, K.-I. Shimbo, and T. Toba, \u201cImpact of scaling on neutron-induced soft error in SRAMs from a 250 nm to a 22 nm design rule,\u201d IEEE Trans. Electron Devices, vol.57, no.7, pp.1527-1538, 2010. 10.1109\/ted.2010.2047907","DOI":"10.1109\/TED.2010.2047907"},{"key":"14","unstructured":"[14] A. Dixit and A. Wood, \u201cThe impact of new technology on soft error rates,\u201d Proc. Int. Reliab. Phys. Symp., pp.5B.4.1-5B.4.7, 2011. 10.1109\/irps.2011.5784522"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] H. Fuketa, R. Harada, M. Hashimoto, and T. Onoye, \u201cMeasurement and analysis of alpha-particle-induced soft errors and multiple-cell upsets in 10T subthreshold SRAM,\u201d IEEE Trans. Device Mater. Rel., vol.14, no.1, pp.463-470, 2014. 10.1109\/tdmr.2013.2252430","DOI":"10.1109\/TDMR.2013.2252430"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] B. Narasimham, S. Gupta, D. Reed, J.K. Wang, N. Hendrickson, and H. Taufique, \u201cScaling trends and bias dependence of the soft error rate of 16 nm and 7 nm FinFET SRAMs,\u201d Proc. Int. Reliab. Phys. Symp., pp.4C.11-4C.14, 2018. 10.1109\/irps.2018.8353583","DOI":"10.1109\/IRPS.2018.8353583"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] B. Narasimham, S. Hatami, A. Anvar, D.M. Harris, A. Lin, J.K. Wang, I. Chatterjee, K. Ni, B.L. Bhuva, R.D. Schrimpf, R.A. Reed, and M.W. McCurdy, \u201cBias dependence of single-event upsets in 16 nm FinFET D-flip-flops,\u201d IEEE Trans. Nucl. Sci., vol.62, no.6, pp.2578-2584, Dec. 2015. 10.1109\/tns.2015.2498927","DOI":"10.1109\/TNS.2015.2498927"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] P. Hazucha and C. Svensson, \u201cImpact of CMOS technology scaling on the atmospheric neutron soft error rate,\u201d IEEE Trans. Nucl. Sci., vol.47, no.6, pp.2586-2594, Dec. 2000. 10.1109\/23.903813","DOI":"10.1109\/23.903813"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S. Kim and M.R. Guthaus, \u201cLow-power multiple-bit upset tolerant memory optimization,\u201d Proc. 2011 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp.577-581, 2011. 10.1109\/iccad.2011.6105388","DOI":"10.1109\/ICCAD.2011.6105388"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] S. Baeg, S. Wen, and R. Wong, \u201cSRAM interleaving distance selection with a soft error failure model,\u201d IEEE Trans. Nucl. Sci., vol.56, no.4, pp.2111-2118, 2009. 10.1109\/tns.2009.2015312","DOI":"10.1109\/TNS.2009.2015312"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] B. Gill, N. Seifert, and V. Zia, \u201cComparison of alpha-particle and neutron-induced combinational and sequential logic error rates at the 32nm technology node,\u201d Proc. Int. Reliab. Phys. Symp., pp.199-205, 2009. 10.1109\/irps.2009.5173251","DOI":"10.1109\/IRPS.2009.5173251"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/4\/E102.C_2018CDP0004\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T23:59:18Z","timestamp":1559347158000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/4\/E102.C_2018CDP0004\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,1]]},"references-count":21,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2018cdp0004","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,4,1]]}}}