{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,4]],"date-time":"2025-12-04T09:57:41Z","timestamp":1764842261310},"reference-count":40,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1587\/transele.2018cti0001","type":"journal-article","created":{"date-parts":[[2019,6,30]],"date-time":"2019-06-30T18:11:16Z","timestamp":1561918276000},"page":"509-519","source":"Crossref","is-referenced-by-count":7,"title":["Advances in Voltage-Controlled-Oscillator-Based \u0394\u03a3 ADCs"],"prefix":"10.1587","volume":"E102.C","author":[{"given":"Shaolan","family":"LI","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Austin"}]},{"given":"Arindam","family":"SANYAL","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, the State University of New York at Buffalo"}]},{"given":"Kyoungtae","family":"LEE","sequence":"additional","affiliation":[{"name":"University of California Berkeley"}]},{"given":"Yeonam","family":"YOON","sequence":"additional","affiliation":[{"name":"Intel Corp."}]},{"given":"Xiyuan","family":"TANG","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Austin"}]},{"given":"Yi","family":"ZHONG","sequence":"additional","affiliation":[{"name":"Beijing Institute of Technology"}]},{"given":"Kareem","family":"RAGAB","sequence":"additional","affiliation":[{"name":"Broadcom Ltd."}]},{"given":"Nan","family":"SUN","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Texas at Austin"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] J.M. de la Rosa, R. Schreier, K.-P. Pun, and S. Pavan, \u201cNext-Generation Delta-Sigma Converters: Trends and Perspectives,\u201d IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol.5, no.4, pp.484-499, Dec. 2015. 10.1109\/jetcas.2015.2502164","DOI":"10.1109\/JETCAS.2015.2502164"},{"key":"2","unstructured":"[2] B. Murmann. \u201cADC Performance Survey 1997-2018\u201d. [Online] Available: http:\/\/web.stanford.edu\/murmann\/adcsurvey.html"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Hovin, A. Olsen, T.S. Lande, and C. Toumazou, \u201cDelta-sigma modulators using frequency-modulated intermediate values,\u201d IEEE Journal of Solid-State Circuits, vol.32, no.1, pp.13-22, Jan. 1997. 10.1109\/4.553171","DOI":"10.1109\/4.553171"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] U. Wismar, D. Wisland, and P. Andreani, \u201cA 0.2V 0.44 \u00b5W 20 kHz Analog to Digital \u03a3\u0394 Modulator with 57 fJ\/conversion FoM,\u201d Proceedings of the 32nd European Solid-State Circuits Conference, pp.187-190, Sept. 2006. 10.1109\/esscir.2006.307562","DOI":"10.1109\/ESSCIR.2006.307562"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] U. Wismar, D. Wisland, and P. Andreani, \u201cA 0.2V, 7.5 \u00b5W, 20 kHz \u03a3\u0394 modulator with 69 dB SNR in 90 nm CMOS,\u201d Proceedings of the 33nd European Solid-State Circuits Conference, pp.206-209, Sept. 2007. 10.1109\/esscirc.2007.4430281","DOI":"10.1109\/ESSCIRC.2007.4430281"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] M. Voelker, S. Pashmineh, J. Hauer, and M. Ortmanns, \u201cCurrent Feedback Linearization Applied to Oscillator Based ADCs,\u201d IEEE Transactions on Circuits and Systems I: Regular Papers, vol.61, no.11, pp.3066-3074, Nov. 2014. 10.1109\/tcsi.2014.2327302","DOI":"10.1109\/TCSI.2014.2327302"},{"key":"7","unstructured":"[7] S. Rao, B. Young, A. Elshazly, W. Yin, N. Sasidhar, and P.K. Hanumolu, \u201cA 71dB SFDR open loop VCO-based ADC using 2-level PWM modulation,\u201d IEEE Symposium on VLSI Circuits, pp.270-271, June 2011."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] J. Kim, T.-K. Jang, Y.-G. Yoon, and S. Cho, \u201cAnalysis and Design of Voltage-Controlled Oscillator Based Analog-to-Digital Converter,\u201d IEEE Transactions on Circuits and Systems I: Regular Papers, vol.57, no.1, pp.18-30, Jan. 2010. 10.1109\/tcsi.2009.2018928","DOI":"10.1109\/TCSI.2009.2018928"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Daniels, W. Dehaene, M. Steyaert, and A. Wiesbauer, \u201cA 0.02mm<sup>2<\/sup> 65nm CMOS 30MHz BW all-digital differential VCO-based ADC with 64dB SNDR,\u201d IEEE Symposium on VLSI Circuits, pp.155-156, June 2010. 10.1109\/vlsic.2010.5560314","DOI":"10.1109\/VLSIC.2010.5560314"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] G. Taylor and I. Galton, \u201cA Mostly-Digital Variable-Rate Continuous-Time Delta-Sigma Modulator ADC,\u201d IEEE Journal of Solid-State Circuits, vol.45, no.12, pp.2634-2646, Dec. 2010. 10.1109\/jssc.2010.2073193","DOI":"10.1109\/JSSC.2010.2073193"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] G. Taylor and I. Galton, \u201cA reconfigurable mostly-Digital Delta-Sigma ADC with a worst-Case FOM of 160 dB,\u201d IEEE Journal of Solid-State Circuits, vol.48, no.4, pp.983-995, April 2013. 10.1109\/jssc.2013.2239113","DOI":"10.1109\/JSSC.2013.2239113"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Rao, K. Reddy, B. Young, and P.K. Hanumolu, \u201cA deterministic digital background calibration technique for VCO-Based ADCs,\u201d IEEE Journal of Solid-State Circuits, vol.49, no.4, pp.950-960, April 2014. 10.1109\/jssc.2013.2293753","DOI":"10.1109\/JSSC.2013.2293753"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. McNeill, R. Majidi, J. Gong, and C. Liu, \u201cLookup-table-based background linearization for VCO-based ADCs,\u201d Proceedings of the IEEE Custom Integrated Circuits Conference, pp.1-4, Sept. 2014. 10.1109\/cicc.2014.6945991","DOI":"10.1109\/CICC.2014.6945991"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] M.Z. Straayer and M.H. Perrott, \u201cA 12-Bit, 10-MHz bandwidth, continuous-time \u03a3\u0394 ADC with a 5-Bit, 950-MS\/s VCO-Based quantizer,\u201d IEEE Journal of Solid-State Circuits, vol.43, no.4, pp.805-814, April 2008. 10.1109\/jssc.2008.917500","DOI":"10.1109\/JSSC.2008.917500"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] K. Reddy, S. Rao, R. Inti, B. Young, A. Elshazly, M. Talegaonkar, and P.K. Hanumolu, \u201cA 16-mW 78-dB SNDR 10-MHz BW CT\u0394\u03a3ADC Using Residue-Cancelling VCO-Based Quantizer,\u201d IEEE Journal of Solid-State Circuits, vol.47, no.12, pp.2916-2927, Dec. 2012. 10.1109\/jssc.2012.2218062","DOI":"10.1109\/JSSC.2012.2218062"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] X. Xing and G.G.E. Gielen, \u201cA 42 fJ\/Step-FoM Two-Step VCO-Based Delta-Sigma ADC in 40 nm CMOS,\u201d IEEE Journal of Solid-State Circuits, vol.50, no.3, pp.714-723, March 2015. 10.1109\/jssc.2015.2393814","DOI":"10.1109\/JSSC.2015.2393814"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] A. Babaie-Fishani and P. Rombouts, \u201cA Mostly Digital VCO-Based CT-SDM With Third-Order Noise Shaping,\u201d IEEE Journal of Solid-State Circuits, vol.52, no.8, pp.2141-2153, Aug. 2017. 10.1109\/jssc.2017.2688364","DOI":"10.1109\/JSSC.2017.2688364"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] M. Park and M.H. Perrott, \u201cA 78 dB SNDR 87 mW 20 MHz Bandwidth Continuous-Time\u0394\u03a3ADC With VCO-Based Integrator and Quantizer Implemented in 0.13\u00b5m CMOS,\u201d IEEE Journal of Solid-State Circuits, vol.44, no.12, pp.3344-3358, Dec. 2009. 10.1109\/jssc.2009.2032703","DOI":"10.1109\/JSSC.2009.2032703"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] K. Reddy, S. Dey, S. Rao, B. Young, P. Prabha, and P.K. Hanumolu, \u201cA 54mW 1.2GS\/s 71.5dB SNDR 50MHz BW VCO-based CT \u0394\u03a3 ADC using dual phase\/frequency feedback in 65nm CMOS,\u201d IEEE Symposium on VLSI Circuits, pp.C256-C257, June 2015. 10.1109\/vlsic.2015.7231278","DOI":"10.1109\/VLSIC.2015.7231278"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S.-J. Huang, N. Egan, D. Kesharwani, F. Opteynde, and M. Ashburn, \u201c28.3 A 125MHz-BW 71.9dB-SNDR VCO-based CT \u0394\u03a3 ADC with segmented phase-domain ELD compensation in 16nm CMOS,\u201d IEEE International Solid-State Circuits Conference, pp.470-471, Feb. 2017. 10.1109\/isscc.2017.7870465","DOI":"10.1109\/ISSCC.2017.7870465"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] K. Lee, Y. Yoon, and N. Sun, \u201cA Scaling-Friendly Low-Power Small-Area\u0394\u03a3ADC With VCO-Based Integrator and Intrinsic Mismatch Shaping Capability,\u201d IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol.5, no.4, pp.561-573, Dec. 2015. 10.1109\/jetcas.2015.2502166","DOI":"10.1109\/JETCAS.2015.2502166"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Y. Yoon, K. Lee, S. Hong, X. Tang, L. Chen, and N. Sun, \u201cA 0.04-mm<sup>2<\/sup>0.9-mW 71-dB SNDR distributed modular AS ADC with VCO-based integrator and digital DAC calibration,\u201d IEEE Custom Integrated Circuits Conference, pp.1-4, Sept. 2015. 10.1109\/cicc.2015.7338461","DOI":"10.1109\/CICC.2015.7338461"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] S. Li, A. Mukherjee, and N. Sun, \u201cA 174.3-dB FoM VCO-Based CT \u0394\u03a3 modulator with a fully-Digital phase extended quantizer and tri-Level resistor DAC in 130-nm CMOS,\u201d IEEE Journal of Solid-State Circuits, vol.52, no.7, pp.1940-1952, July 2017. 10.1109\/jssc.2017.2693244","DOI":"10.1109\/JSSC.2017.2693244"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] B. Young, K. Reddy, S. Rao, A. Elshazly, T. Anand, and P.K. Hanumolu, \u201cA 75dB DR 50MHz BW 3rd-order CT-\u0394\u03c3 modulator using VCO-based integrators,\u201d IEEE Symposium on VLSI Circuits, pp.1-2, June 2014. 10.1109\/vlsic.2014.6858395","DOI":"10.1109\/VLSIC.2014.6858395"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S. Li and N. Sun, \u201cA 0.028mm<sup>2<\/sup> 19.8fJ\/step 2nd-order VCO-based CT \u0394\u03a3 modulator using an inherent passive integrator and capacitive feedback in 40nm CMOS,\u201d IEEE Symposium on VLSI Circuits, pp.C36-C37, June 2017. 10.23919\/vlsic.2017.8008538","DOI":"10.23919\/VLSIC.2017.8008538"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y. Zhong, S. Li, A. Sanyal, X. Tang, L. Shen, S. Wu, and N. Sun, \u201cA Second-Order Purely VCO-Based CT \u0394\u03a3 ADC Using a Modified DPLL in 40-nm CMOS,\u201d IEEE Asian Solid-State Circuits Conference, pp.93-94, Nov. 2018 10.1109\/asscc.2018.8579255","DOI":"10.1109\/ASSCC.2018.8579255"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] A. Ghosh and S. Pamarti, \u201cLinearization Through Dithering: A 50 MHz Bandwidth, 10-b ENOB, 8.2 mW VCO-Based ADC,\u201d IEEE Journal of Solid-State Circuits, vol.50, no.9, pp.2012-2024, Sept. 2015. 10.1109\/jssc.2015.2423975","DOI":"10.1109\/JSSC.2015.2423975"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] K. Ragab and N. Sun, \u201cA 12-b ENOB 2.5-MHz BW VCO-Based 0-1 MASH ADC With Direct Digital Background Calibration,\u201d IEEE Journal of Solid-State Circuits, vol.52, no.2, pp.433-447, Feb. 2017. 10.1109\/jssc.2016.2615321","DOI":"10.1109\/JSSC.2016.2615321"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] A. Sanyal and N. Sun, \u201cA 18.5-fJ\/step VCO-based 0-1 MASH \u0394\u03a3 ADC with digital background calibration,\u201d IEEE Symposium on VLSI Circuits, pp.1-2, June 2016. 10.1109\/vlsic.2016.7573465","DOI":"10.1109\/VLSIC.2016.7573465"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] S.-E. Hsieh and C.-C. Hsieh, \u201cA 0.4V 13b 270kS\/S SAR-ISDM ADC with an opamp-less time-domain integrator,\u201d IEEE International Solid-State Circuits Conference, pp.240-242, Feb. 2018. 10.1109\/isscc.2018.8310273","DOI":"10.1109\/ISSCC.2018.8310273"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] B. Drost, M. Talegaonkar, and P.K. Hanumolu, \u201cAnalog Filter Design Using Ring Oscillator Integrators,\u201d IEEE Journal of Solid-State Circuits, vol.47, no.12, pp.3120-3129, Dec. 2012. 10.1109\/jssc.2012.2225738","DOI":"10.1109\/JSSC.2012.2225738"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] J. Lu, H. Song, and R. Gharpurey, \u201cA CMOS Class-D Line Driver Employing a Phase-Locked Loop Based PWM Generator,\u201d IEEE Journal of Solid-State Circuits, vol.49, no.3, pp.729-739, March 2014. 10.1109\/jssc.2013.2296529","DOI":"10.1109\/JSSC.2013.2296529"},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] S.J. Kim, Q. Khan, M. Talegaonkar, A. Elshazly, A. Rao, N. Griesert, G. Winter, W. McIntyre, and P.K. Hanumolu, \u201cHigh Frequency Buck Converter Design Using Time-Based Control Techniques,\u201d IEEE Journal of Solid-State Circuits, vol.50, no.4, pp.990-1001, April 2015. 10.1109\/jssc.2014.2378216","DOI":"10.1109\/JSSC.2014.2378216"},{"key":"34","doi-asserted-by":"publisher","unstructured":"[34] T. Anand, K.A.A. Makinwa, and P.K. Hanumolu, \u201cA VCO Based Highly Digital Temperature Sensor With 0.034 <sup>\u00b0<\/sup>C\/mV Supply Sensitivity,\u201d IEEE Journal of Solid-State Circuits, vol.51, no.11, pp.2651-2663, Nov. 2016. 10.1109\/jssc.2016.2598765","DOI":"10.1109\/JSSC.2016.2598765"},{"key":"35","doi-asserted-by":"publisher","unstructured":"[35] P. Prabha, S.J. Kim, K. Reddy, S. Rao, N. Griesert, A. Rao, G. Winter, and P.K. Hanumolu, \u201cA Highly Digital VCO-Based ADC Architecture for Current Sensing Applications,\u201d IEEE Journal of Solid-State Circuits, vol.50, no.8, pp.1785-1795, Aug. 2015. 10.1109\/jssc.2015.2414428","DOI":"10.1109\/JSSC.2015.2414428"},{"key":"36","doi-asserted-by":"publisher","unstructured":"[36] A. Sanyal and N. Sun, \u201cAn Energy-Efficient Hybrid SAR-VCO \u0394\u03a3 Capacitance-to-Digital Converter in 40-nm CMOS,\u201d IEEE Journal of Solid-State Circuits, vol.52, no.7, pp.1966-1976, July 2017. 10.1109\/jssc.2017.2693237","DOI":"10.1109\/JSSC.2017.2693237"},{"key":"37","doi-asserted-by":"crossref","unstructured":"[37] X. Tang, S. Li, L. Shen, W. Zhao, X. Yang, R. Williams, J. Liu, Z. Tan, N. Hall, and N. Sun, \u201cA 16fJ\/conversion-step Time-Domain Incremental Zoom Capacitance-to-Digital Converter,\u201d IEEE International Solid-State Circuits Conference, pp.296-297, 2019, to appear. 10.1109\/isscc.2019.8662359","DOI":"10.1109\/ISSCC.2019.8662359"},{"key":"38","doi-asserted-by":"publisher","unstructured":"[38] W. Jiang, V. Hokhikyan, H. Chandrakumar, V. Karkare, and D. Markovic, \u201cA \u00b150-mV Linear-Input-Range VCO-Based Neural-Recording Front-End With Digital Nonlinearity Correction,\u201d IEEE Journal of Solid-State Circuits, vol.52, no.1, pp.173-184, Jan. 2017. 10.1109\/jssc.2016.2624989","DOI":"10.1109\/JSSC.2016.2624989"},{"key":"39","doi-asserted-by":"publisher","unstructured":"[39] C.-C. Tu, Y.-K. Wang, and T.-H. Lin, \u201cA Low-Noise Area-Efficient Chopped VCO-Based CTDSM for Sensor Applications in 40-nm CMOS,\u201d IEEE Journal of Solid-State Circuits, vol.52, no.10, pp.2523-2532, Oct. 2017. 10.1109\/jssc.2017.2724025","DOI":"10.1109\/JSSC.2017.2724025"},{"key":"40","unstructured":"[40] C.-C. Tu, Y.-K. Wang, and T.-H. Lin, \u201cA 0.06mm<sup>2<\/sup> \u00b150mV range-82dB THD chopper VCO-based sensor readout circuit in 40nm CMOS,\u201d IEEE Symposium on VLSI Circuits, pp.C84-C85, June 2017. 10.23919\/vlsic.2017.8008558"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/7\/E102.C_2018CTI0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,5]],"date-time":"2019-07-05T23:33:01Z","timestamp":1562369581000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/7\/E102.C_2018CTI0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":40,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2018cti0001","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}