{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T08:18:04Z","timestamp":1648973884329},"reference-count":24,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1587\/transele.2018ctp0003","type":"journal-article","created":{"date-parts":[[2019,6,30]],"date-time":"2019-06-30T22:11:17Z","timestamp":1561932677000},"page":"538-546","source":"Crossref","is-referenced-by-count":0,"title":["Non-Ideal Issues Analysis in a Fully Passive Noise Shaping SAR ADC"],"prefix":"10.1587","volume":"E102.C","author":[{"given":"Zhijie","family":"CHEN","sequence":"first","affiliation":[{"name":"School of Microelectronics, Beijing University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peiyuan","family":"WAN","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Beijing University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ning","family":"LI","sequence":"additional","affiliation":[{"name":"Department of Engineering and Applied Sciences (EAS), Faculty of Science and Engineering, Sophia University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. de Boeck, \u201cIoT: The impact of things,\u201d in IEEE Symp. VLSI Circuits (VLSIC), pp.T82-T83, June 2015. 10.1109\/vlsic.2015.7231361","DOI":"10.1109\/VLSIC.2015.7231361"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M. Ueki, K. Takeuchi, T. Yamamoto, A. Tanabe, N. Ikarashi, M. Saitoh, T. Nagumo, H. Sunamura, M. Narihiro, K. Uejima, K. Masuzaki, N. Furutake, S. Saito, Y. Yabe, A. Mitsuiki, K. Takeda, T. Hase, and Y. Hayashi, \u201cLow-power embedded ReRAM technology for IoT applications,\u201d in IEEE Symp. VLSI Circuits (VLSIC), pp.T108-T109, June 2015. 10.1109\/vlsit.2015.7223640","DOI":"10.1109\/VLSIT.2015.7223640"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] P.N. Whatmough, G. Smart, S. Das, Y. Andreopoulos, and D.M. Bull, \u201cA 0.6V all-digital body-coupled wakeup transceiver for IoT applications,\u201d in IEEE Symp. VLSI Circuits (VLSIC), pp.C98-C99, June 2015. 10.1109\/vlsic.2015.7231338","DOI":"10.1109\/VLSIC.2015.7231338"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H.-Y. Tai, Y.-S. Hu, H.-W. Chen, and H.-S. Chen, \u201c11.2 A 0.85 fJ\/conversion-step 10b 200kS\/s subranging SAR ADC in 40nm CMOS,\u201d in IEEE ISSCC Dig. Tech. Papers, pp.196-197, Feb. 2014. 10.1109\/isscc.2014.6757397","DOI":"10.1109\/ISSCC.2014.6757397"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S.-E. Hsieh and C.-C. Hsieh, \u201cA 0.44fJ\/conversion-step 11b 600kS\/s SAR ADC with semi-resting DAC,\u201d in IEEE Symp. VLSI Circuits (VLSIC), pp.1-2, June 2016. 10.1109\/vlsic.2016.7573519","DOI":"10.1109\/VLSIC.2016.7573519"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] L. Kull, T. Toifl, M. Schmatz, P. Francese, C. Menolfi, M. Braendli, M. Kossel, T. Morf, T. Andersen, and Y. Leblebici, \u201c22.1 A 90GS\/s 8b 667mW 64 \u00d7 interleaved SAR ADC in 32nm digital SOI CMOS,\u201d in IEEE ISSCC Dig. Tech. Papers, pp.378-379, Feb. 2014. 10.1109\/isscc.2014.6757477","DOI":"10.1109\/ISSCC.2014.6757477"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S.L. Tual, P.N. Singh, C. Curis, and P. Dautriche, \u201c22.3 A 20GHz-BW 6b 10GS\/s 32mW time-interleaved SAR ADC with master T&amp;H in 28nm UTBB FDSOI technology,\u201d in IEEE ISSCC Dig. Tech. Papers, pp.382-383, Feb. 2014. 10.1109\/isscc.2014.6757479","DOI":"10.1109\/ISSCC.2014.6757479"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] K. Obata, K. Matsukawa, T. Miki, Y. Tsukamoto, and K. Sushihara, \u201cA 97.99 dB SNDR, 2 kHz BW, 37.1 \u00b5W noise-shaping SAR ADC with dynamic element matching and modulation dither effect,\u201d in IEEE Symp. VLSI Circuits (VLSIC), pp.1-2, June 2016. 10.1109\/vlsic.2016.7573463","DOI":"10.1109\/VLSIC.2016.7573463"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] J.A. Fredenburg and M.P. Flynn, \u201cA 90-MS\/s 11-MHz-bandwidth 62-dB SNDR noise-shaping SAR ADC,\u201d IEEE J. Solid-State Circuits, vol.47, no.12, pp.2898-2904, Dec. 2012. 10.1109\/jssc.2012.2217874","DOI":"10.1109\/JSSC.2012.2217874"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] W. Guo and N. Sun, \u201cA 12b-ENOB 61 \u00b5W noise-shaping SAR ADC with a passive integrator,\u201d in IEEE European Solid-State Circuits Conference (ESSCIRC), pp.405-408, Sept. 2016. 10.1109\/esscirc.2016.7598327","DOI":"10.1109\/ESSCIRC.2016.7598327"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Z. Chen, M. Miyahara, and A. Matsuzawa, \u201cA 9.35-ENOB, 14.8 fJ\/conv.-step fully-passive noise-shaping SAR ADC,\u201d in IEEE Symp. VLSI Circuits (VLSIC), pp.C64-C65, June 2015. 10.1109\/vlsic.2015.7231329","DOI":"10.1109\/VLSIC.2015.7231329"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Li, B. Qiao, M. Gandara, and N. Sun, \u201cA 13-enob 2<sup>nd<\/sup>-order noise-shaping sar adc realizing optimized ntf zeros using an error-feedback structure,\u201d in IEEE ISSCC Dig. Tech. Papers, pp.234-236, Feb. 2018. 10.1109\/isscc.2018.8310270","DOI":"10.1109\/ISSCC.2018.8310270"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R. Schreier and G.C. Temes, \u201cThe first-order delta sigma modulator,\u201d Understanding Delta-Sigma Data Converters, 1st ed., ch. 2, pp.44-48, Wiley-IEEE Press, Hoboken, 2004.","DOI":"10.1109\/9780470546772"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Z. Chen, M. Miyahara, and A. Matsuzawa, \u201cA 2<sup>nd<\/sup> order fully-passive noise-shaping SAR ADC with embedded passive gain,\u201d in IEEE Asian Solid State Circuits Conference (A-SSCC), pp.309-312, Nov. 2016. 10.1109\/asscc.2016.7844197","DOI":"10.1109\/ASSCC.2016.7844197"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] I. Ahmed, J. Mulder, and D.A. Johns, \u201cA low-power capacitive charge pump based pipelined ADC,\u201d IEEE J. Solid-State Circuits, vol.45, no.5, pp.1016-1027, May 2010. 10.1109\/jssc.2010.2042524","DOI":"10.1109\/JSSC.2010.2042524"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J.-W. Nam, D. Chiong, and M.S.-W. Chen, \u201cA 95-MS\/s 11-bit 1.36-mW asynchronous SAR ADC with embedded passive gain in 65nm CMOS,\u201d in IEEE Custom Integrated Circuits Conference (CICC), pp.1-4, Sept. 2013. 10.1109\/cicc.2013.6658423","DOI":"10.1109\/CICC.2013.6658423"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] R. Yousry, E. Hegazi, and H.F. Ragai, \u201cA third-order 9-bit 10-MHz CMOS \u0394\u03a3 modulator with one active stage,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.55, no.9, pp.2469-2482, Oct. 2008. 10.1109\/tcsi.2008.920065","DOI":"10.1109\/TCSI.2008.920065"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] M. Tohidian, I. Madadi, and R.B. Staszewski, \u201cAnalysis and design of a high-order discrete-time passive IIR low-pass filter,\u201d IEEE J. Solid-State Circuits, vol.49, no.11, pp.2575-2587, Nov. 2014. 10.1109\/jssc.2014.2359656","DOI":"10.1109\/JSSC.2014.2359656"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] A.F. Yeknami, F. Qazi, and A. Alvandpour, \u201cLow-power DT \u0394\u03a3 modulators using SC passive filters in 65 nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.61, no.2, pp.358-370, Feb. 2014. 10.1109\/tcsi.2013.2278346","DOI":"10.1109\/TCSI.2013.2278346"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] K. Muhammad, Y.-C. Ho, T.L. Mayhugh, C.-M. Hung, T. Jung, I. Elahi, C. Lin, I. Deng, C. Fernando, J.L. Wallberg, S.K. Vemulapalli, S. Larson, T. Murphy, D. Leipold, P. Cruise, J. Jaehnig, M.-C. Lee, R.B. Staszewski, R. Staszewski, and K. Maggio, \u201cThe first fully integrated quad-band GSM\/GPRS receiver in a 90-nm digital CMOS process,\u201d IEEE J. Solid-State Circuits, vol.41, no.8, pp.1772-1783, Aug. 2006. 10.1109\/jssc.2006.877271","DOI":"10.1109\/JSSC.2006.877271"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] R. Winoto and B. Nikolic, \u201cDiscrete time processing of RF signals,\u201d Multi-Mode\/Multi-Band RF Transceivers for Wireless Commun.: Advanced Techniques, Architectures, and Trends, G. Hueber and R.B. Staszewski, Eds., 1st ed., ch. 8, pp.219-245, Wiley-IEEE Press, New York, NY, USA, 2011.","DOI":"10.1002\/9780470634455.ch8"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] M. van Elzakker, E. van Tuijl, P. Geraedts, D. Schinkel, E.A.M. Klumperink, and B. Nauta, \u201cA 10-bit charge-redistribution ADC consuming 1.9 \u00b5W at 1 MS\/s,\u201d IEEE J. Solid-State Circuits, vol.45, no.5, pp.1007-1015, May 2010. 10.1109\/jssc.2010.2043893","DOI":"10.1109\/JSSC.2010.2043893"},{"key":"23","unstructured":"[23] C. Kaya, H. Tigelaar, J. Paterson, M. de Wit, J. Fattaruso, D. Hester, S. Kiriakai, K.-S. Tan, and F. Tsay, \u201cPolycide\/metal capacitors for high precision a\/d converters,\u201d in IEDM Tech. Dig., pp.782-785, Dec. 1988. 10.1109\/iedm.1988.32928"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] W.P. Zhang and X. Tong, \u201cNoise modeling and analysis of SAR ADCs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.23, no.12, pp.2922-2930, Dec. 2015. 10.1109\/tvlsi.2014.2379613","DOI":"10.1109\/TVLSI.2014.2379613"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/7\/E102.C_2018CTP0003\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,6]],"date-time":"2019-07-06T03:33:02Z","timestamp":1562383982000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/7\/E102.C_2018CTP0003\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":24,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2018ctp0003","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}