{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T04:07:11Z","timestamp":1649218031976},"reference-count":7,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1587\/transele.2018ctp0007","type":"journal-article","created":{"date-parts":[[2019,6,30]],"date-time":"2019-06-30T18:11:22Z","timestamp":1561918282000},"page":"573-579","source":"Crossref","is-referenced-by-count":0,"title":["Impact of On-Chip Inductor and Power-Delivery-Network Stacking on Signal and Power Integrity"],"prefix":"10.1587","volume":"E102.C","author":[{"given":"Akira","family":"TSUCHIYA","sequence":"first","affiliation":[{"name":"The University of Shiga Prefecture"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akitaka","family":"HIRATSUKA","sequence":"additional","affiliation":[{"name":"Kyoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Toshiyuki","family":"INOUE","sequence":"additional","affiliation":[{"name":"The University of Shiga Prefecture"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keiji","family":"KISHINE","sequence":"additional","affiliation":[{"name":"The University of Shiga Prefecture"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidetoshi","family":"ONODERA","sequence":"additional","affiliation":[{"name":"Kyoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] T.H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge University Press, 2004.","DOI":"10.1017\/CBO9780511817281"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] S. Shekhar, J.S. Walling, and D.J. Allstot, \u201cBandwidth extension techniques for CMOS amplifiers,\u201d Journal of Solid-State Circuits, vol.41, no.11, pp.2424-2436, Nov. 2006. 10.1109\/jssc.2006.883336","DOI":"10.1109\/JSSC.2006.883336"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Takemoto, H. Yamashita, T. Yazaki, N. Chujo, Y. Lee, and Y. Matsuoka, \u201cA 4x 25-to-28 Gb\/s 4.9 mW\/Gb\/s-9.7dBm high-sensitivity optical receiver based on 65 nm CMOS for board-to-board interconnects,\u201d International Solid-State Circuits Conference, pp.118-119, Feb. 2013.","DOI":"10.1109\/ISSCC.2013.6487662"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. Hijioka, A. Tanabe, Y. Amamiya, and Y. Hayashi, \u201cCrosstalk analysis method of 3-d solenoid on-chip inductors for high-speed CMOS SoCs,\u201d Interconnect Technology Conference, pp.186-188, June 2008. 10.1109\/iitc.2008.4546962","DOI":"10.1109\/IITC.2008.4546962"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Tsuchiya, A. Hiratsuka, T. Inoue, K. Kishine, and H. Onodera, \u201cImpact of on-chip multi-layered inductor on signal and power integrity of underlying power-ground net,\u201d IEEE Workshop on Signal and Power Integrity, pp.1-4, May 2018. 10.1109\/sapiw.2018.8401674","DOI":"10.1109\/SaPIW.2018.8401674"},{"key":"6","unstructured":"[6] Synopsys, Raphael Reference Manual Version M-2016.12, Dec. 2016."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] C.P. Yue and S.S. Wong, \u201cOn-chip spiral inductors with patterned ground shields for si-based RF ICs,\u201d IEEE J. Solid-State Circuits, vol.33, no.5, pp.743-752, May 1998. 10.1109\/4.668989","DOI":"10.1109\/4.668989"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/7\/E102.C_2018CTP0007\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,5]],"date-time":"2019-07-05T23:32:59Z","timestamp":1562369579000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/7\/E102.C_2018CTP0007\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":7,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2018ctp0007","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}