{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T00:13:50Z","timestamp":1649031230945},"reference-count":11,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1587\/transele.2018ctp0014","type":"journal-article","created":{"date-parts":[[2019,6,30]],"date-time":"2019-06-30T22:11:23Z","timestamp":1561932683000},"page":"565-572","source":"Crossref","is-referenced-by-count":0,"title":["A Design Method of a Cell-Based Amplifier for Body Bias Generation"],"prefix":"10.1587","volume":"E102.C","author":[{"given":"Takuya","family":"KOYANAGI","sequence":"first","affiliation":[{"name":"Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"SHIOMI","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tohru","family":"ISHIHARA","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidetoshi","family":"ONODERA","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Graduate School of Informatics, Kyoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] S. Dighe, S.R. Vangal, P. Aseron, S. Kumar, T. Jacob, K.A. Bowman, J. Howard, J. Tschanz, V. Erraguntla, N. Borkar, V.K. De, and S. Borkar, \u201cWithin-Die Variation-Aware Dynamic-Voltage-Frequency-Scaling With Optimal Core Allocation and Thread Hopping for the 80-Core TeraFLOPS Processor,\u201d IEEE J. Solid-State Circuits, vol.46, no.1, pp.184-193, Jan. 2011. 10.1109\/jssc.2010.2080550","DOI":"10.1109\/JSSC.2010.2080550"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] F. Tachibana, H. Sato, T. Yamashita, H. Hara, T. Kitahara, S. Nomura, F. Yamane, Y. Tsuboi, K. Seki, S. Matsumoto, Y. Watanabe, and M. Hamada, \u201cA process variation compensation scheme using cell-based forward body-biasing circuits usable for 1.2V design,\u201d Custom Integrated Circuits Conference, pp.29-32, Sept. 2008. 10.1109\/cicc.2008.4672012","DOI":"10.1109\/CICC.2008.4672012"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] R.G. Carvajal, J. Ramirez-Angulo, A.J. Lopez-Martin, A. Torralba, J.A.G. Galan, A. Carlosena, and F.M. Chavero, \u201cThe flipped voltage follower: a useful cell for low-voltage low-power circuit design,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.52, no.7, pp.1276-1291, July 2005. 10.1109\/tcsi.2005.851387","DOI":"10.1109\/TCSI.2005.851387"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] N. Kamae, A. Tsuchiya, and H. Onodera, \u201cAn area effective forward\/reverse body bias generator for within-die variability compensation,\u201d IEEE Asian Solid-State Circuits Conference 2011, pp.217-220, Nov. 2011. 10.1109\/asscc.2011.6123641","DOI":"10.1109\/ASSCC.2011.6123641"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] J.W. Tschanz, J.T. Kao, S.G. Narendra, R. Nair, D.A. Antoniadis, A.P. Chandrakasan, and V. De, \u201cAdaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage,\u201d IEEE J. Solid-State Circuits, vol.37, no.11, pp.1396-1402, Nov. 2002. 10.1109\/jssc.2002.803949","DOI":"10.1109\/JSSC.2002.803949"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S. Hokimoto, T. Ishihara, and H. Onodera, \u201cMinimum energy point tracking using combined dynamic voltage scaling and adaptive body biasing,\u201d 2016 29th IEEE International System-on-Chip Conference (SOCC), pp.1-6, Sept. 2016. 10.1109\/socc.2016.7905420","DOI":"10.1109\/SOCC.2016.7905420"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] N. Kamae, A. Tsuchiya, and H. Onodera, \u201cA Forward\/Reverse Body Bias Generator with Wide Supply-Range down to Threshold Voltage,\u201d IEICE Trans. Electron., vol.E98-C, no.6, pp.504-511, 2015. 10.1587\/transele.e98.c.504","DOI":"10.1587\/transele.E98.C.504"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] N. Kamae, A. Tsuchiya, and H. Onodera, \u201cA body bias generator compatible with cell-based design flow for within-die variability compensation,\u201d Asian Solid State Circuits Conference (A-SSCC), pp.389-392, Nov. 2012. 10.1109\/asscc.2012.6570809","DOI":"10.1109\/ASSCC.2012.6570809"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] N. Kamae, A. Tsuchiya, and H. Onodera, \u201cA body bias generator with low supply voltage for within-die variability compensation,\u201d The Institute of Electronics, Information and Communication Engineers (IEICE), vol.E97-A, no.3, pp.734-740, March 2014. 10.1587\/transfun.e97.a.734","DOI":"10.1587\/transfun.E97.A.734"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] P.K. Chan and Y.C. Chen, \u201cGain-enhanced feedforward path compensation technique for pole-zero cancellation at heavy capacitive loads,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.50, no.12, pp.933-941, Dec. 2003. 10.1109\/tcsii.2003.820258","DOI":"10.1109\/TCSII.2003.820258"},{"key":"11","unstructured":"[11] B. Razavi, Design of Analog CMOS Integrated Circuits, first ed., McGraw-Hill, 2001."}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/7\/E102.C_2018CTP0014\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,6]],"date-time":"2019-07-06T03:33:04Z","timestamp":1562383984000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/7\/E102.C_2018CTP0014\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":11,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2018ctp0014","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}