{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T20:03:54Z","timestamp":1648670634342},"reference-count":24,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2019,6,1]]},"DOI":"10.1587\/transele.2018ecp5046","type":"journal-article","created":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T18:21:28Z","timestamp":1559326888000},"page":"487-494","source":"Crossref","is-referenced-by-count":1,"title":["Prevention of Highly Power-Efficient Circuits due to Short-Channel Effects in MOSFETs"],"prefix":"10.1587","volume":"E102.C","author":[{"given":"Arnab","family":"MUKHOPADHYAY","sequence":"first","affiliation":[{"name":"Hiroshima University"},{"name":"Indian Institute of Engineering Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tapas Kumar","family":"MAITI","sequence":"additional","affiliation":[{"name":"Hiroshima University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sandip","family":"BHATTACHARYA","sequence":"additional","affiliation":[{"name":"Hiroshima University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Takahiro","family":"IIZUKA","sequence":"additional","affiliation":[{"name":"Hiroshima University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideyuki","family":"KIKUCHIHARA","sequence":"additional","affiliation":[{"name":"Hiroshima University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitiko","family":"MIURA-MATTAUSCH","sequence":"additional","affiliation":[{"name":"Hiroshima University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hafizur","family":"RAHAMAN","sequence":"additional","affiliation":[{"name":"Indian Institute of Engineering Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sadayuki","family":"YOSHITOMI","sequence":"additional","affiliation":[{"name":"Toshiba Memory Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dondee","family":"NAVARRO","sequence":"additional","affiliation":[{"name":"Hiroshima University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hans J\u00fcrgen","family":"MATTAUSCH","sequence":"additional","affiliation":[{"name":"Hiroshima University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] S.-H. Lee, \u201cTechnology scaling challenges and opportunities of memory devices,\u201d Tech. Dig. IEEE Electron Devices Meeting, pp.1.1.1-1.1.8, Dec. 2016. 10.1109\/iedm.2016.7838026"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M.T. Bohr and I.A. Young, \u201cCMOS Scaling Trends and Beyond,\u201d IEEE Micro, vol.37, no.6, pp.20-29, Dec. 2017. 10.1109\/mm.2017.4241347","DOI":"10.1109\/MM.2017.4241347"},{"key":"3","unstructured":"[3] Y. Park, J. Lee, S.S. Cho, G. Jin, and E. Jung, \u201cScaling and reliability of NAND flash devices,\u201d Proc. IEEE Int. Rel. Phys. Symp., pp.2E.1.1-2E.1.4, July 2014. 10.1109\/irps.2014.6860599"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Y. Taur, \u201cInvited talk: CMOS device scaling \u2014 Past, present, and future,\u201d IEEE Work. Microelectron. Electron Dev., pp.1-4, April 2014. 10.1109\/wmed.2014.6818711","DOI":"10.1109\/WMED.2014.6818711"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Cristoloveanu, J. Wan, and A. Zaslavsky, \u201cA review of sharp-switching devices for ultra-low power applications,\u201d IEEE J. Electron Dev. Soc., vol.4, no.5, pp.215-226, Sept. 2016. 10.1109\/jeds.2016.2545978","DOI":"10.1109\/JEDS.2016.2545978"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] H.J. Mattausch, N. Sadachika, A. Yumisaki, A. Kaya, W. Imafuku, K. Johguchi, T. Koide, and M. Miura-Mattausch, \u201cCorrelating microscopic and variation with surface-potential compact model,\u201d IEEE Electron Dev. Lett., vol.30, no.8, pp.873-875, July 2009. 10.1109\/led.2009.2024441","DOI":"10.1109\/LED.2009.2024441"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J. Woo, P.Y. Chien, F. Yang, S.C. Song, C. Chidambaram, J. Wang, and G. Yeap, \u201cImproved device variability in scaled MOSFETs with deeply retrograde channel profile,\u201d Micro. Rel., vol.54, no.6, pp.1090-1095, June 2014. 10.1016\/j.microrel.2013.11.003","DOI":"10.1016\/j.microrel.2013.11.003"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] A. Saito, K. Sato, Y. Tanimoto, K. Matsuura, Y. Sasaki, M.Miura-Mattausch, H.J. Mattausch, and Y. Zoga, \u201cEfficiency analysis of SiC-MOSFET-based bidirectional isolated DC\/DC converters,\u201d IEICE Trans. Electron., vol.E99-C, Iss.9, pp.1065-1070, Sept. 2016. 10.1587\/transele.e99.c.1065","DOI":"10.1587\/transele.E99.C.1065"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] T. Okagaki, M. Tanaka, H. Ueno, and M. Miura-Mattausch, \u201cImportance of ballistic carriers for the dynamic response in sub-100nm MOSFETs,\u201d IEEE Electron Dev. Lett., vol.23, no.3, pp.154-156, March 2002. 10.1109\/55.988822","DOI":"10.1109\/55.988822"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] M. Miura-Mattausch and H. Jacobs, \u201cAnalytical Model for Circuit Simulation with Quarter Micron Metal Oxide Semiconductor Field Effect Transistors: Subthreshold Characteristics,\u201d Jpn. J. Appl. Phys., vol.29, no.12, pp.L2279-L2282, Dec. 1990. 10.1143\/jjap.29.l2279","DOI":"10.1143\/JJAP.29.L2279"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. Miura-Mattausch, H.J. Mattausch, and T. Ezaki, \u201cThe Physics and Modeling of MOSFETs: Surface-Potential Model HiSIM,\u201d World Scientific, 2008. 10.1142\/9789812812056","DOI":"10.1142\/9789812812056"},{"key":"12","unstructured":"[12] ATLAS User's Manual, Silvao, Inc., Santa Clara, CA, USA, Nov. 2015. https:\/\/www.silvaco.com"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] M. Miura-Mattausch, U. Feldmann, A. Rahm, M. Bollu, and D. Savignac, \u201cUnified complete MOSFET model for analysis of digital and analog circuits,\u201d IEEE Trans. CAD\/ICAS, vol.15, no.1, pp.1-7, Jan. 1996.","DOI":"10.1109\/43.486267"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] H. Hoenigschmid, M. Miura-Mattausch, O. Prigge, A. Rahm, and D. Savignac, \u201cOptimization of Advanced MOS Technologies for Narrow Distribution of Circuit Performance,\u201d IEEE Trans. CAD\/ICAS, vol.16, no.2, pp.199-204, 1997. 10.1109\/43.573834","DOI":"10.1109\/43.573834"},{"key":"15","unstructured":"[15] https:\/\/www.hisim.hiroshima-u.ac.jp"},{"key":"16","unstructured":"[16] HiSIM2 3.0.0, User's Manual, Hiroshima University, 2017."},{"key":"17","unstructured":"[17] P.R. Gray, P.J. Hurst, S.H. Lewis, and R.G. Meyer, Analysis and Design of Analog Integrated Circuits, 5th Edition, John Wiley & Sons, Inc., Jan. 2009."},{"key":"18","unstructured":"[18] W.M. Sansen, Analog Design Essentials, Springer US, Aug. 2011."},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] M. Tsuno, M. Suga, M. Tanaka, K. Shibahara, M. Miura-Mattausch, and M. Hirose, \u201cPhysically-based threshold voltage determination for MOSFETs of all gate length,\u201d IEEE Trans. Electron Dev., vol.46, no.7, pp.1429-1434, July 1999. 10.1109\/16.772487","DOI":"10.1109\/16.772487"},{"key":"20","unstructured":"[20] A.G. Savinis and J.T. Clemens, \u201cCharacterization of electron mobility in the inverted (100) surface,\u201d Tech. Dig., IEEE Elecron Device Meeting, pp.18-21, Washington DC, 1979. 10.1109\/iedm.1979.189528"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] D.M. Caughey and R.E. Thomas, \u201cCarrier mobilities in Silicon empirically related to doping and field,\u201d Proc. IEEE, vol.55, pp.2192-2193, 1967. 10.1109\/proc.1967.6123","DOI":"10.1109\/PROC.1967.6123"},{"key":"22","unstructured":"[22] E. Morifuji, P. Kapur, A. Kuo-An Chao, and Y. Nishi, \u201cNew constraint for Vth optimization for sub 32nm node CMOS gates scaling,\u201d p.1026, IEEE Electron Devi. Meet., Dec. 2005. 10.1109\/iedm.2005.1609539"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] D. Hori, M. Miyake, N. Sadachika, H.-J. Mattausch, M. Miura-Mattausch, T. Iizuka, T. Hoshida, K. Matsuzawa1, Y. Sahara, and T. Tsukada, \u201cEffect of Carrier Transit Delay on Complementary Metal-Oxide-Semiconductor Switching Performance,\u201d Jpn. J. Appl. Phys., vol.49, no.4S, pp.04DC15-1-4, 2010. 10.1143\/jjap.49.04dc15","DOI":"10.1143\/JJAP.49.04DC15"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] E. Yoshida, Y. Momiyama, M. Miyamoto, T. Saiki, M. Kojima, S. Satoh, and T. Sugii, \u201cPerformance Boost using a New Device Design Methodology Based on Characteristic Current for Low-Power CMOS,\u201d IEEE Electron Devic. Meet., Dec. 2006. 10.1109\/iedm.2006.346995","DOI":"10.1109\/IEDM.2006.346995"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/6\/E102.C_2018ECP5046\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:03:53Z","timestamp":1559347433000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/6\/E102.C_2018ECP5046\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,1]]},"references-count":24,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2018ecp5046","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6,1]]}}}