{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T02:18:06Z","timestamp":1648606686092},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2019,11,1]]},"DOI":"10.1587\/transele.2018ecp5059","type":"journal-article","created":{"date-parts":[[2019,8,4]],"date-time":"2019-08-04T18:03:10Z","timestamp":1564941790000},"page":"833-838","source":"Crossref","is-referenced-by-count":0,"title":["Low Complexity and Low Power Sense-Amplifier Based Flip-Flop Design"],"prefix":"10.1587","volume":"E102.C","author":[{"given":"Po-Yu","family":"KUO","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, National Yunlin University of Science & Technology"}]},{"given":"Chia-Hsin","family":"HSIEH","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, National Yunlin University of Science & Technology"}]},{"given":"Jin-Fa","family":"LIN","sequence":"additional","affiliation":[{"name":"Department of Information and Communication Engineering, Chaoyang University of Technology"}]},{"given":"Ming-Hwa","family":"SHEU","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, National Yunlin University of Science & Technology"}]},{"given":"Yi-Ting","family":"HUNG","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, National Yunlin University of Science & Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] C.K. Teh, T. Fujita, H. Hara, and M. Hamada, \u201cA 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40nm CMOS,\u201d IEEE International Solid-State Circuits Conference (ISSCC), pp.338-340, Feb. 2011. 10.1109\/isscc.2011.5746344","DOI":"10.1109\/ISSCC.2011.5746344"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. Matsui, H. Hara, Y. Uetani, L.-S. Kim, T. Nagamatsu, Y.Watanabe, A. Chiba, K. Matsuda, and T. Sakurai, \u201cA 200 MHz 13 mm<sup>2<\/sup> 2-D DCT macrocell using sense-amplifying pipeline flip-flop scheme,\u201d IEEE J. Solid-State Circuits, vol.29, no.12, pp.1482-1490, Dec. 1994. 10.1109\/4.340421","DOI":"10.1109\/4.340421"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] V. Stojanovic and V.G. Oklobdzija, \u201cComparative analysis of master-slave latches and flip-flops for high-performance and low-power systems,\u201d IEEE J. Solid-State Circuits, vol.34, no.4, pp.536-548, April 1999. 10.1109\/4.753687","DOI":"10.1109\/4.753687"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] B. Nikolic, V.G. Oklobdzija, V. Stojanovic, W. Jia, J.K.-S. Chiu, and M.M.-T. Leung, \u201cImproved Sense-Amplifier-Based Flip-Flop: Design and Measurements,\u201d IEEE J. Solid-State Circuits, vol.35, no.6, pp.876-884, June 2000. 10.1109\/4.845191","DOI":"10.1109\/4.845191"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] A.G.M. Strollo, D.D. Caro, E. Napoli, and N. Petra, \u201cA novel high speed sense-amplifier-based flip-flop,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.13, no.11, pp.1266-1274, Nov. 2005. 10.1109\/tvlsi.2005.859586","DOI":"10.1109\/TVLSI.2005.859586"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] X. Deng and Y. Mo, \u201cBoost bulk-driven sense-amplifier flip-flop operating in ultra-wide voltage range,\u201d Electronics Letters, vol.51, no.9, pp.680-682, April 2015. 10.1049\/el.2014.3845","DOI":"10.1049\/el.2014.3845"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] J. Yuan and C. Svensson, \u201cNew single-clock CMOS latches and flipflops with improved speed and power savings,\u201d IEEE J. Solid-State Circuits, vol.32, no.1, pp.62-69, Jan. 1997. 10.1109\/4.553179","DOI":"10.1109\/4.553179"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] H. Kawaguchi and T. Sakurai, \u201cA reduced clock-swing flip-flop (RCSFF) for 63% power reduction,\u201d IEEE J. Solid-State Circuits, vol.33, no.5, pp.807-811, May 1998. 10.1109\/4.668997","DOI":"10.1109\/4.668997"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] H. Mahmoodi, V. Tirumalashetty, M. Cooke, and K. Roy, \u201cUltra low power clocking scheme using energy recovery and clock gating,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.17, no.1, pp.33-44, Jan. 2009. 10.1109\/tvlsi.2008.2008453","DOI":"10.1109\/TVLSI.2008.2008453"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J.-F. Lin, \u201cLow-power pulse-triggered flip-flop design based on a signal feed-through,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.22, no.1, pp.181-185, Jan. 2014. 10.1109\/tvlsi.2012.2232684","DOI":"10.1109\/TVLSI.2012.2232684"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/11\/E102.C_2018ECP5059\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T23:26:54Z","timestamp":1572650814000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/11\/E102.C_2018ECP5059\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,1]]},"references-count":10,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2018ecp5059","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11,1]]}}}