{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,8,8]],"date-time":"2023-08-08T17:22:38Z","timestamp":1691515358541},"reference-count":9,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2019,7,1]]},"DOI":"10.1587\/transele.2018ecs6014","type":"journal-article","created":{"date-parts":[[2019,6,30]],"date-time":"2019-06-30T18:11:28Z","timestamp":1561918288000},"page":"607-611","source":"Crossref","is-referenced-by-count":3,"title":["Rapid Single-Flux-Quantum Truncated Multiplier Based on Bit-Level Processing"],"prefix":"10.1587","volume":"E102.C","author":[{"given":"Nobutaka","family":"KITO","sequence":"first","affiliation":[{"name":"School of Engineering, Chukyo University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryota","family":"ODAKA","sequence":"additional","affiliation":[{"name":"School of Engineering, Chukyo University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuyoshi","family":"TAKAGI","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, Kyoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] D.C. Brock, \u201cThe NSA&apos;s frozen dream,\u201d IEEE Spectrum, vol.53, no.3, pp.54-60, March 2016. 10.1109\/mspec.2016.7420401","DOI":"10.1109\/MSPEC.2016.7420401"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K.K. Likharev and V.K. Semenov, \u201cRSFQ logic\/memory family: a new josephson-junction technology for sub-terahertz-clock-frequency digital systems,\u201d IEEE Trans. Appl. Supercond., vol.1, no.1, pp.3-28, March 1991. 10.1109\/77.80745","DOI":"10.1109\/77.80745"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Tanaka, H. Akaike, A. Fujimaki, Y. Yamanashi, N. Yoshikawa, S. Nagasawa, K. Takagi, and N. Takagi, \u201c100-GHz single-flux-quantum bit-serial adder based on 10-kA\/cm<sup>2<\/sup> niobium process,\u201d IEEE Trans. Appl. Supercond., vol.21, no.3, pp.792-796, June 2011. 10.1109\/tasc.2010.2101034","DOI":"10.1109\/TASC.2010.2101034"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] H. Hara, K. Obata, H. Park, Y. Yamanashi, K. Taketomi, N. Yoshikawa, M. Tanaka, A. Fujimaki, N. Takagi, K. Takagi, and S. Nagasawa, \u201cDesign, implementation and on-chip high-speed test of SFQ half-precision floating-point multiplier,\u201d IEEE Trans. Appl. Supercond., vol.19, no.3, pp.657-660, June 2009. 10.1109\/tasc.2009.2018039","DOI":"10.1109\/TASC.2009.2018039"},{"key":"5","unstructured":"[5] N.P. Jouppi et al., \u201cIn-datacenter performance analysis of a tensor processing unit,\u201d Proc. 44th International Symposium on Computer Architecture (ISCA), pp.1-12, 2017."},{"key":"6","unstructured":"[6] NVIDIA, \u201cGraphics Cards with Turing GPU Architecture,\u201d https:\/\/www.nvidia.com\/en-us\/geforce\/turing\/, Accessed on Oct. 28, 2018."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] S. Nagasawa, K. Hinode, T. Satoh, M. Hidaka, H. Akaike, A. Fujimaki, N. Yoshikawa, K. Takagi, and N. Takagi, \u201cNb 9-layer fabrication process for superconducting large-scale SFQ circuits and its process evaluation,\u201d IEICE Trans. Electronics, vol.E97-C, no.3, pp.132-140, 2014. 10.1587\/transele.e97.c.132","DOI":"10.1587\/transele.E97.C.132"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] T. Kawaguchi, K. Takagi, and N. Takagi, \u201cA verification method for single-flux-quantum circuits using delay-based time frame model,\u201d IEICE Trans. Fundamentals, vol.E98-A, no.12, pp.2556-2564, Dec. 2015. 10.1587\/transfun.e98.a.2556","DOI":"10.1587\/transfun.E98.A.2556"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] K. Takagi, N. Kito, and N. Takagi, \u201cCircuit description and design flow of superconducting SFQ logic circuits,\u201d IEICE Trans. Electronics, vol.E97-C, no.3, pp.149-156, 2014. 10.1587\/transele.e97.c.149","DOI":"10.1587\/transele.E97.C.149"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/7\/E102.C_2018ECS6014\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,5]],"date-time":"2019-07-05T23:33:07Z","timestamp":1562369587000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/7\/E102.C_2018ECS6014\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,7,1]]},"references-count":9,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2018ecs6014","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,7,1]]}}}