{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T20:34:00Z","timestamp":1648758840127},"reference-count":38,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2019,6,1]]},"DOI":"10.1587\/transele.2018fup0006","type":"journal-article","created":{"date-parts":[[2019,5,31]],"date-time":"2019-05-31T18:21:50Z","timestamp":1559326910000},"page":"429-434","source":"Crossref","is-referenced-by-count":0,"title":["Relationship of Channel and Surface Orientation to Mechanical and Electrical Stresses on N-Type FinFETs"],"prefix":"10.1587","volume":"E102.C","author":[{"given":"Wen-Teng","family":"CHANG","sequence":"first","affiliation":[{"name":"National University of Kaohsiung"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shih-Wei","family":"LIN","sequence":"additional","affiliation":[{"name":"National University of Kaohsiung"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Min-Cheng","family":"CHEN","sequence":"additional","affiliation":[{"name":"National Nano Device Laboratories"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Kuan","family":"YEH","sequence":"additional","affiliation":[{"name":"National Nano Device Laboratories"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] J.H. Stathis and S. Zafar, \u201cThe negative bias temperature instability in MOS devices: A review,\u201d Microelectron. Reliab., vol.46, no.2-4, pp.270-286, 2006. DOI: 10.1016\/j.microrel.2005.08.001 10.1016\/j.microrel.2005.08.001","DOI":"10.1016\/j.microrel.2005.08.001"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] A.N. Tallarico, M. Cho, J. Franco, R. Ritzenthaler, M. Togo, N. Horiguchi, G. Groeseneken, and F. Crupi, \u201cImpact of the substrate orientation on CHC reliability in n-FinFETs \u2014 separation of the various contributions,\u201d IEEE Trans. Device Mater. Rel., vol.14, no.1, pp.52-56, 2014. DOI: 10.1109\/tdmr.2013.2271705 10.1109\/tdmr.2013.2271705","DOI":"10.1109\/TDMR.2013.2271705"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S.-Y. Kim and J.H. Lee, \u201cHot carrier-induced degradation in bulk FinFETs,\u201d IEEE Electron Device Lett., vol.26, no.8, pp.566-568, 2005. DOI: 10.1109\/led.2005.852534 10.1109\/led.2005.852534","DOI":"10.1109\/LED.2005.852534"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] D.K. Schroder, \u201cNegative bias temperature instability: What do we understand?,\u201d Microelectron. Reliab., vol.47, no.6, pp.841-852, 2007. DOI: 10.1016\/j.microrel.2006.10.006 10.1016\/j.microrel.2006.10.006","DOI":"10.1016\/j.microrel.2006.10.006"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] C.D. Young, K. Akarvardar, G. Bersuker, I. Ok, T. Ngai, K.-W.Ang, C. Hobbs, P. Kirsch, and R. Jammy, \u201c(110) and (100) sidewall-oriented FinFETs: A performance and reliability investigation,\u201d Solid-State Electron., vol.78, pp.2-10, 2012. DOI: 10.1016\/j.sse.2012.05.045","DOI":"10.1016\/j.sse.2012.05.045"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] D. Colman, R.T. Bate, and J.P. Mize, \u201cMobility anisotropy and piezoresistance in silicon p-type inversion layers,\u201d J. Appl. Phys., vol.39, no.4, pp.1923-1931, 1968. DOI: 10.1063\/1.1656464 10.1063\/1.1656464","DOI":"10.1063\/1.1656464"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] T. Sat\u00f4, Y. Takeishi, and H. Hara, \u201cEffect of crystallographic orientation on mobility, surface state density, and noise in p-type inversion layers on oxidized silicon surfaces,\u201d Jpn. J. Appl. Phys., vol.8, no.5, pp.588-598, 1969. DOI: 10.1143\/jjap.8.588 10.1143\/jjap.8.588","DOI":"10.1143\/JJAP.8.588"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] A. Herrera-Moreno, J.L. Garc\u00eda-Gervacio, H. Villacorta-Minaya, and H. V\u00e1zquez-Leal, \u201cTCAD analysis and modeling for NBTI mechanism in FinFET transistors,\u201d IEICE Electron. Express, vol.15, no.14, pp.1-12, 2018. DOI: 10.1587\/elex.15.20180502 10.1587\/elex.15.20180502","DOI":"10.1587\/elex.15.20180502"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[38] L. Chang, M. Ieong, and M. Yang, \u201cCMOS circuit performance enhancement by surface orientation optimization,\u201d IEEE Trans. Electron Devices, vol.51, no.10, pp.1621-1627, 2004. DOI: https:\/\/10.1109\/TED.2004.834912 10.1109\/TED.2004.834912","DOI":"10.1109\/TED.2004.834912"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] M. Yang, E.P. Gusev, M. Ieong, O. Gluschenkov, D.C. Boyd, K.K. Chan, P.M. Kozlowski, C.P. D&apos;Emic, R.M. Sicina, P.C. Jamison, and A.I. Chou, \u201cPerformance dependence of CMOS on silicon substrate orientation for ultrathin oxynitride and HfO2 gate dielectrics,\u201d IEEE Electron Device Lett., vol.24, no.5, pp.339-341, 2003. DOI: 10.1109\/led.2003.812565 10.1109\/led.2003.812565","DOI":"10.1109\/LED.2003.812565"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] R. Arghavani, L. Xia, H. M&apos;Saad, M. Balseanu, G. Karunasiri, A. Mascarenhas, and S.E. Thompson, \u201cA reliable and manufacturable method to induce a stress of &gt;1 GPa on a P-channel MOSFET in high volume manufacturing,\u201d IEEE Electron Device Lett., vol.27, no.2, pp.114-116, 2006. DOI: 10.1109\/led.2005.862277 10.1109\/led.2005.862277","DOI":"10.1109\/LED.2005.862277"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] X. Yang, J. Lim, G. Sun, K. Wu, T. Nishida, and S.E. Thompson, \u201cStrain-induced changes in the gate tunneling currents in p-channel metal-oxide-semiconductor field-effect transistors,\u201d Appl Phys Lett, vol.88, no.5, pp.1-3, 2006. DOI: 10.1063\/1.2168671 10.1063\/1.2168671","DOI":"10.1063\/1.2168671"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] T.K. Maiti and C.K. Maiti, Strain-Engineered MOSFETs, CRC Press Book, 2012.","DOI":"10.1201\/b13014"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] C.Y. Kang, R. Choi, S.C. Song, K. Choi, B.S. Ju, M.M. Hussain, B.H. Lee, G. Bersuker, C. Young, D. Heh, P. Kirsch, J. Barnet, J.-W. Yang, W. Xiong, H.-H. Tseng, and R. Jammy, \u201cA novel electrode-induced strain engineering for high performance SOI FinFET utilizing Si (110) channel for both N and PMOSFETs,\u201d IEDM Tech. Dig., pp.885-888, 2006. DOI: 10.1109\/iedm.2006.346924 10.1109\/iedm.2006.346924","DOI":"10.1109\/IEDM.2006.346924"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] T.-Y. Liow, K.-M. Tan, R.T.P. Lee, A. Du, C.-H. Tung, G.S.Samudra, W.-J. Yoo, N. Balasubramanian, and Y.-C. Yeo, \u201cStrained n-channel FinFETs with 25 nm gate length and silicon-carbon source\/drain regions for performance enhancement,\u201d VLSI Symp. Tech. Dig., pp.56-57, 2006. DOI: 10.1109\/vlsit.2006.1705214 10.1109\/vlsit.2006.1705214","DOI":"10.1109\/VLSIT.2006.1705214"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] D. Lizzit, P. Palestri, D. Esseni, A. Revelant, and L. Selmi, \u201cAnalysis of the performance of n-type FinFETs with strained SiGe channel,\u201d IEEE Trans. Electron Devices, vol.60, no.6, pp.1884-1891, 2013. DOI: 10.1109\/ted.2013.2258926 10.1109\/ted.2013.2258926","DOI":"10.1109\/TED.2013.2258926"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] N. Xu, B. Ho, M. Choi, V. Moroz, and T.-J.K. Liu, \u201cEffectiveness of stressors in aggressively scaled FinFETs,\u201d IEEE Trans. Electron Devices, vol.59, no.6, pp.1592-1598, 2012. DOI: 10.1109\/ted.2012.2189861 10.1109\/ted.2012.2189861","DOI":"10.1109\/TED.2012.2189861"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] L. Witters, J. Mitard, R. Loo, G. Eneman, H. Mertens, D.P. Brunco, S.H. Lee, N. Waldron, A. Hikavyy, P. Favia, A.P. Milenin, Y. Shimura, C. Vrancken, H. Bender, N. Horiguchi, K. Barla, A. Thean, and N. Collaert, \u201cStrained germanium quantum well pMOS FinFETs fabricated on in situ phosphorus-doped SiGe strain relaxed buffer layers using a replacement fin process,\u201d IEDM Tech. Dig., pp.20.4.1-4, 2013. DOI: 10.1109\/iedm.2013.6724669 10.1109\/iedm.2013.6724669","DOI":"10.1109\/IEDM.2013.6724669"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] T.-Y. Liow, K.-M. Tan, D. Weeks, R. Lee, M. Zhu, K.-M. Hoe, C.-H. Tung, M. Bauer, J. Spear, S.G. Thomas, G.S. Samudra, N.Balasubramanian, and Y.-C. Yeo, \u201cStrained n-channel FinFETs featuringin situ doped silicon carbon (Si<sub>1-y<\/sub>C<sub>y<\/sub>) source and drain stressors with high carbon content,\u201d IEEE Trans. Electron Devices, vol.55, no.9, pp.2475-2483, 2008. DOI: 10.1109\/ted.2008.928025 10.1109\/ted.2008.928025","DOI":"10.1109\/TED.2008.928025"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M. Saitoh, N. Yasutake, Y. Nakabayashi, T. Numata, and K. Uchida, \u201cComprehensive performance assessment of scaled (110) CMOSFETs based on understanding of STI stress effects and velocity saturation,\u201d IEDM Tech. Dig., pp.573-576, 2008. DOI: 10.1109\/iedm.2008.4796754 10.1109\/iedm.2008.4796754","DOI":"10.1109\/IEDM.2008.4796754"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] K. Shimizu, T. Saraya, and T. Hiramoto, \u201cPhysical understandings of Si (110) hole mobility in ultra-thin body pFETs by &lt;110&gt; and &lt;111&gt; uniaxial compressive strain electron devices,\u201d IEDM Tech. Dig., pp.19.6.1-4, 2009. DOI: 10.1109\/iedm.2009.5424319 10.1109\/iedm.2009.5424319","DOI":"10.1109\/IEDM.2009.5424319"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] D. Connelly, P. Zheng, and T.-J.K. Liu, \u201cChannel stress and ballistic performance advantages of gate-all-around FETs and inserted-oxide FinFETs,\u201d IEEE Trans. Nanotechnol., vol.16, no.2, pp.209-216. 2017. DOI: 10.1109\/tnano.2017.2653099 10.1109\/tnano.2017.2653099","DOI":"10.1109\/TNANO.2017.2653099"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] S. Gupta, V. Moroz, L. Smith, Q. Lu, and K.C. Saraswat, \u201cA group IV solution for 7 nm FinFET CMOS: Stress engineering using Si, Ge and Sn,\u201d IEDM Tech. Dig., pp.26.3.1-4, 2013. DOI: 10.1109\/iedm.2013.6724696 10.1109\/iedm.2013.6724696","DOI":"10.1109\/IEDM.2013.6724696"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] G.A. Torres Sevilla, M.T. Ghoneim, H. Fahad, J.P. Rojas, A.M. Hussain, and M.M. Hussain, \u201cFlexible nanoscale high-performance FinFETs,\u201d ACS Nano, vol.8, no.10, pp.9850-9856, 2014. DOI: 10.1021\/nn5041608 10.1021\/nn5041608","DOI":"10.1021\/nn5041608"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] M.T. Ghoneim, N. Alfaraj, G.A. Torres-Sevilla, H.M. Fahad, and M.M. Hussain, \u201cOut-of-plane strain effects on physically flexible FinFET CMOS,\u201d IEEE Trans. Electron Devices, vol.63, no.7, pp.2657-2664, 2016. DOI: 10.1109\/ted.2016.2561239 10.1109\/ted.2016.2561239","DOI":"10.1109\/TED.2016.2561239"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] G. Shekhawat, S.-H. Tark, and V.P. Dravid, \u201cMOSFET-embedded microcantilevers for measuring deflection in biomolecular sensors,\u201d Science, vol.311, no.5767, pp.1592-1595, 2006. DOI: 10.1126\/science.1122588 10.1126\/science.1122588","DOI":"10.1126\/science.1122588"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] J. Liu, T. Hou, C. Xue, Z. Tan, G. Liu, B. Zhang, and W. Zhang, \u201cGaAs HEMT as sensitive strain gauge,\u201d Solid-State Electron., vol.61, no.1, pp.53-57, 2011. DOI: 10.1016\/j.sse.2010.11.015 10.1016\/j.sse.2010.11.015","DOI":"10.1016\/j.sse.2010.11.015"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] W.-T. Chang, \u201cStress-induced capacitance of partially depleted MOSFETs from ring oscillator delay,\u201d IEICE Trans. Electron., vol.E95-C, no.5, pp.802-806, 2012. DOI: 10.1587\/transele.e95.c. 802 10.1587\/transele.e95.c.802","DOI":"10.1587\/transele.E95.C.802"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] P. Ray and V.R. Rao, \u201cAl-doped ZnO thin-film transistor embedded micro-cantilever as a piezoresistive sensor,\u201d Appl. Phys. Lett., vol.102, no.6, p.064101, 2013. DOI: 10.1063\/1.4792062 10.1063\/1.4792062","DOI":"10.1063\/1.4792062"},{"key":"30","unstructured":"[30] W. Flugge, Handbook of Engineering Mechanics, McGraw-Hill, 1962."},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] M.A. Hopcroft, W.D. Nix, and T.W. Kenny, \u201cWhat is the Young&apos;s modulus of silicon?,\u201d J. Microelectromech. Syst., vol.19, no.2, pp.229-238, 2010. DOI: 10.1109\/JMEMS.2009.2039697 10.1109\/jmems.2009.2039697","DOI":"10.1109\/JMEMS.2009.2039697"},{"key":"32","unstructured":"[32] L.L. Bucciarelli, Engineering Mechanics for Structures, Dover Publications, 1993."},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] M. Cho, P. Roussel, B. Kaczer, R. Degraeve, J. Franco, M. Aoulaiche, T. Chiarella, T. Kauerauf, N. Horiguchi, and G.Groeseneken, \u201cChannel hot carrier degradation mechanism in long\/short channel n-FinFETs,\u201d IEEE Trans. Electron Devices, vol.60, no.12, pp.4002-4007, 2013. DOI: 10.1109\/ted.2013.2285245 10.1109\/ted.2013.2285245","DOI":"10.1109\/TED.2013.2285245"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] C.S. Smith, \u201cPiezoresistance effect in germanium and silicon,\u201d Phys. Rev., vol.94, no.1, pp.42-49, 1954. DOI: 10.1103\/physrev.94.42 10.1103\/physrev.94.42","DOI":"10.1103\/PhysRev.94.42"},{"key":"35","doi-asserted-by":"publisher","unstructured":"[35] Y. Kanda, \u201cPieaoresistance effect of silicon,\u201d Sens. Act. A Phys., vol.28, no.2, pp.83-91, 1991. DOI: https:\/\/doi.org\/10.1016\/0924-4247(91)85017-I 10.1016\/0924-4247(91)85017-I","DOI":"10.1016\/0924-4247(91)85017-I"},{"key":"36","doi-asserted-by":"publisher","unstructured":"[36] M. Cho, J.-D. Lee, M. Aoulaiche, B. Kaczer, P. Roussel, T.Kauerauf, R. Degraeve, J. Franco, L.-\u00c5. Ragnarsson, and G.Groeseneken, \u201cInsight into N\/PBTI mechanisms in sub-1-nm-EOT device,\u201d IEEE Trans. Electron Devices, vol.59, no.8, pp.2042-2048, 2012. DOI: https:\/\/10.1109\/TED.2012.2199496 10.1109\/TED.2012.2199496","DOI":"10.1109\/TED.2012.2199496"},{"key":"37","unstructured":"[37] K.T. Lee, W. Kang, E.-A. Chung, G. Kim, H. Shim, H. Lee, H. Kim, M. Choe, N.-I. Lee, A. Patel, J. Park, and J. Park, \u201cTechnology scaling on high-K &amp; metal-gate FinFET BTI reliability,\u201d Proc. IEEE IRPS, pp.2D.1.1-2D.1.4, 2013. DOI: https:\/\/10.1109\/IRPS.2013.6531956 10.1109\/IRPS.2013.6531956"},{"key":"38","doi-asserted-by":"publisher","unstructured":"[38] L. Chang, M. Ieong, and M. Yang, \u201cCMOS circuit performance enhancement by surface orientation optimization,\u201d IEEE Trans. Electron Devices, vol.51, no.10, pp.1621-1627, 2004. DOI: https:\/\/10.1109\/TED.2004.834912 10.1109\/TED.2004.834912","DOI":"10.1109\/TED.2004.834912"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/6\/E102.C_2018FUP0006\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,1]],"date-time":"2019-06-01T00:08:55Z","timestamp":1559347735000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/6\/E102.C_2018FUP0006\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,1]]},"references-count":38,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2018fup0006","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,6,1]]}}}