{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T01:08:13Z","timestamp":1648688893057},"reference-count":28,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2020,4,1]]},"DOI":"10.1587\/transele.2019cdp0005","type":"journal-article","created":{"date-parts":[[2020,3,31]],"date-time":"2020-03-31T22:16:15Z","timestamp":1585692975000},"page":"161-170","source":"Crossref","is-referenced-by-count":1,"title":["System Performance Comparison of 3D Charge-Trap TLC NAND Flash and 2D Floating-Gate MLC NAND Flash Based SSDs"],"prefix":"10.1587","volume":"E103.C","author":[{"given":"Mamoru","family":"FUKUCHI","sequence":"first","affiliation":[{"name":"Chuo University"}]},{"given":"Chihiro","family":"MATSUI","sequence":"additional","affiliation":[{"name":"Chuo University"}]},{"given":"Ken","family":"TAKEUCHI","sequence":"additional","affiliation":[{"name":"Chuo University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] S. Mittal and J.S. Vetter, \u201cA Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory Systems,\u201d IEEE Trans. Parallel Distrib. Syst., vol.27, no.5, pp.1537-1550, May 2015. 10.1109\/tpds.2015.2442980","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Tsuchida, T. Inaba, K. Fujita, Y. Ueda, T. Shimizu, Y. Asao, T. Kajiyama, M. Iwayama, K. Sugiura, S. Ikegawa, T. Kishi, T. Kai, M. Amano, N. Shimomura, H. Yoda, and Y. Watanabe, \u201cA 64Mb MRAM with clamped-reference and adequate-reference schemes,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.258-259, Feb. 2010. 10.1109\/isscc.2010.5433948","DOI":"10.1109\/ISSCC.2010.5433948"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Ohsawa, S. Ikeda, T. Hanyu, H. Ohno, and T. Endoh, \u201cStudies on Read-stability and Write-ability of Fast Access STT-MRAMs,\u201d IEEE Int. Symp. VLSI Technology, Systems and Applications Proc. Tech. Program, pp.1-2, April 2014. 10.1109\/vlsi-tsa.2014.6839665","DOI":"10.1109\/VLSI-TSA.2014.6839665"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] P. Chi, C. Xu, X. Zhu, and Y. Xie, \u201cBuilding Energy-Efficient Multi-Level Cell STT-MRAM Based Cache Through Dynamic Data-Resistance Encoding,\u201d Proc. IEEE Int. Symp. on Quality Electronic Design, pp.639-644, April 2014. 10.1109\/isqed.2014.6783387","DOI":"10.1109\/ISQED.2014.6783387"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[6] J.-Y. Kim, S.-H. Park, H. Seo, T. You, and E.-Y. Chung, \u201cA Read-while-write-based Out-of-order Scheduling for High Performance NAND Flash-based Storage Devices,\u201d Proc. IEEE Int. Symp. on Consumer Electronics, pp.1-2, June 2014. 10.1109\/isce.2014.6884314","DOI":"10.1109\/ISCE.2014.6884314"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[7] S.-H. Park, H. Seo, T. You, J.-Y. Kim, and E.-Y. Chung, \u201cWear-leveling Scheduler for Phase-Change RAM Main Memory for Mobile Consumer Electronics,\u201d Proc. IEEE Int. Symp. on Consumer Electronics, pp.1-3, June 2014. 10.1109\/isce.2014.6884311","DOI":"10.1109\/ISCE.2014.6884311"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[8] K. Johguchi, T. Egami, and K. Takeuchi, \u201cReliable, Low-Power Super-Lattice Phase-Change Memory without Melting and Write-Pulse Down Slope,\u201d Proc. IEEE Int. Reliability Physics Symp., MY.5.1-MY.5.4, April 2013. 10.1109\/irps.2013.6532096","DOI":"10.1109\/IRPS.2013.6532096"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[9] Y. Choi, I. Song, M.-H. Park, H. Chung, S. Chang, B. Cho, J. Kim, Y. Oh, D. Kwon, J. Sunwoo, J. Shin, Y. Rho, C. Lee, M.G. Kang, J. Lee, Y. Kwon, S. Kim, J. Kim, Y.-J. Lee, Q. Wang, S. Cha, S. Ahn, H. Horii, J. Lee, K. Kim, H. Joo, K. Lee, Y.-T. Lee, J. Yoo, and G. Jeong, \u201cA 20nm 1.8V 8Gb PRAM with 40MB\/s program bandwidth,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.46-48, Feb. 2012. 10.1109\/isscc.2012.6176872","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"9","unstructured":"[10] Micron 3D XPoint Technology, https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/97159\/intel-optane-ssd-dc-p4800x-series-1-5tb-1-2-height-pcie-x4-3d-xpoint.html"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[11] T. Liu, T.H. Yan, R. Scheuerlein, Y. Chen, J.K. Lee, G. Balakrishnan, G. Yee, H. Zhang, A. Yap, J. Ouyang, T. Sasaki, A. Al-Shamma, C. Chen, M. Gupta, G. Hilton, A. Kathuria, V. Lai, M. Matsumoto, A. Nigam, A. Pai, J. Pakhale, C.H. Siau, X. Wu, Y. Yin, N. Nagel, Y. Tanaka, M. Higashitani, T. Minvielle, C. Gorla, T. Tsukamoto, T. Yamaguchi, M. Okajima, T. Okamura, S. Takase, H. Inoue, and L. Fasoli, \u201cA 130.7-mm<sup>2<\/sup> 2-layer 32-Gb ReRAM memory device in 24-nm technology,\u201d IEEE J. Solid-State Circuits, vol.49, no.1, pp.140-153, Dec. 2014. 10.1109\/jssc.2013.2280296","DOI":"10.1109\/JSSC.2013.2280296"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[12] M.-F. Chang, S.-S. Sheu, K.-F. Lin, C.-W. Wu, C.-C. Kuo, P.-F. Chiu, Y.-S. Yang, Y.-S. Chen, H.-Y. Lee, C.-H. Lien, F.T. Chen,K.-L. Su, T.-K. Ku, M.-J. Kao, and M.-J. Tsai, \u201cA High-Speed 7.2-ns Read-Write Random Access 4-Mb Embedded Resistive RAM (ReRAM) Macro Using Process-Variation-Tolerant Current-Mode Read Schemes,\u201d IEEE J. Solid-State Circuits, vol.48, no.3, pp.878-891, Dec. 2013. 10.1109\/jssc.2012.2230515","DOI":"10.1109\/JSSC.2012.2230515"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[13] F. Masuoka, M. Momodomi, Y. Iwata, and R. Shirota, \u201cNew ultra high density EPROM and flash EEPROM with NAND structure cell,\u201d IEEE Int. Electron Devices Meeting Tech. Dig., pp.552-555, Dec. 1987. 10.1109\/iedm.1987.191485","DOI":"10.1109\/IEDM.1987.191485"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[14] H. Fujii, K. Miyaji, K. Johguchi, K. Higuchi, C. Sun, and K. Takeuchi, \u201cx11 performance increase, x6.9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM\/MLC NAND SSDs by data fragmentation suppression,\u201d IEEE Symp. on VLSI Circuits Dig. Tech. Papers, pp.134-135, June 2012. 10.1109\/vlsic.2012.6243826","DOI":"10.1109\/VLSIC.2012.6243826"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[15] H.G. Lee, \u201cHigh-performance NAND and PRAM hybrid storage design for consumer electronics,\u201d IEEE Trans. Consum. Electron., vol.56, no.1, pp.112-118, Feb. 2010. 10.1109\/tce.2010.5439133","DOI":"10.1109\/TCE.2010.5439133"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[16] C. Matsui, Y. Yamaga, Y. Sugiyama, and K. Takeuchi, \u201c8.9-times Performance Improvement by Tri-Hybrid Storage System with SCM and MLC\/TLC NAND Flash Memory,\u201d Ext. Abstr. Int. Conf. on Solid State Devices and Materials, pp.105-106, Sept. 2016. 10.7567\/ssdm.2016.b-5-03","DOI":"10.7567\/SSDM.2016.B-5-03"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[17] K. Takeuchi, T. Tanaka, and T. Tanzawa, \u201cA Multi-page Cell Architecture for High-speed Programming Multi-level NAND Flash Memories,\u201d IEEE Symp. on VLSI Circuits Dig. Tech. Papers, pp.67-68, June 1997. 10.1109\/vlsic.1997.623810","DOI":"10.1109\/VLSIC.1997.623810"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[18] S.-H. Shin, D.-K. Shim, J.-Y. Jeong, O.-K. Kwon, S.-Y. Yoon, M.-H.Choi, T.-Y. Kim, H.-W. Park, H.-J. Yoon, Y.-S. Song, Y.-H. Choi,S.-W. Shim, Y.-L. Ahn, K.-T. Park, J.-M. Han, K.-H. Kyung, and Y.-H. Jun, \u201cA New 3-bit Programming Algorithm using SLC-to-TLC Migration for 8MB\/s High Performance TLC NAND Flash Memory,\u201d IEEE Symp. on VLSI Circuits Dig. Tech. Papers, pp.132-133, June 2012. 10.1109\/vlsic.2012.6243825","DOI":"10.1109\/VLSIC.2012.6243825"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[19] H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama, \u201cBit cost scalable technology with punch and plug process for ultra high density flash memory,\u201d IEEE Symp. on VLSI Technology Dig. Tech. Papers, pp.14-15, June 2007. 10.1109\/vlsit.2007.4339708","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[20] R. Yamashita, S. Magia, T. Higuchi, K. Yoneya, T. Yamamura, H. Mizukoshi, S. Zaitsu, M. Yamashita, S. Toyama, N. Kamae, J. Lee, S. Chen, J. Tao, W. Mak, X. Zhang, Y. Yu, Y. Utsunomiya, Y. Kato, M. Sakai, M. Matsumoto, H. Chibvongodze, N. Ookuma, H. Yabe, S. Taigor, R. Samineni, T. Kodama, Y. Kamata, Y. Namai, J. Huynh, S.-E. Wang, Y. He, T. Pham, V. Saraf, A. Petkar, M. Watanabe, K. Hayashi, P. Swarnkar, H. Miwa, A. Pradhan, S. Dey, D. Dwibedy, T. Xavier, M. Balaga, S. Agarwal, S. Kulkarni, Z. Papasaheb, S. Deora, P. Hong, M. Wei, G. Balakrishnan, T. Ariki, K. Verma, C. Siau, Y. Dong, C.H. Lu, T. Miwa, and F. Moogat, \u201cA 512Gb 3b\/cell flash memory on 64-word-line-layer BiCS technology,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.196-197, June 2017. 10.1109\/isscc.2017.7870328","DOI":"10.1109\/ISSCC.2017.7870328"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[21] T. Tanaka, M. Helm, T. Vali, R. Ghodsi, K. Kawai, J.-K. Park, S. Yamada, F. Pan, Y. Einaga, A. Ghalam, T. Tanzawa, J. Guo, T. Ichikawa, E. Yu, S. Tamada, T. Manabe, J. Kishimoto, Y. Oikawa, Y. Takashima, H. Kuge, M. Morooka, A. Mohammadzadeh, J. Kang, J. Tsai, E. Sirizotti, E. Lee, L. Vu, Y. Liu, H. Choi, K. Cheon, D. Song, D. Shin, J.H. Yun, M. Piccardi, K.F. Chan, Y. Luthra, D. Srinivasan, S. Deshmukh, K. Kavalipurapu, D. Nguyen, G. Gallo, S. Ramprasad, M. Luo, Q. Tang, M. Incarnati, A. Macerola, L. Pilolli, L.D. Santis, M. Rossini, V. Moschiano, G. Santin, B. Tronca, H. Lee, V. Patel, T. Pekny, A. Yip, N. Prabhu, P. Sule, T. Bemalkhedkar, K. Upadhyayula, and C. Jaramillo, \u201cA 768Gb 3b\/cell 3D-floating-gate NAND flash memory,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.142-144, Feb. 2016. 10.1109\/isscc.2016.7417947","DOI":"10.1109\/ISSCC.2016.7417947"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[22] M. Fukuchi, Y. Sakaki, C. Matsui, and K. Takeuchi, \u201c20% System-performance Gain of 3D Charge-trap TLC NAND Flash over 2D Floating-gate MLC NAND Flash for SCM\/NAND Flash Hybrid SSD,\u201d Proc. IEEE Int. Symp. Circuits and Systems, pp.1-5, May 2018. 10.1109\/iscas.2018.8351309","DOI":"10.1109\/ISCAS.2018.8351309"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[23] Y. Cai, O. Mutlu, E.F. Haratsch, and K. Mai, \u201cProgram interference in MLC NAND flash memory: characterization, modeling, and mitigation,\u201d Proc. IEEE Int. Conf. on Computer Design (ICCD), pp.123-130, 2013. 10.1109\/iccd.2013.6657034","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"23","unstructured":"[24] MSR Cambridge Traces, http:\/\/iotta.snia.org\/traces\/338."},{"key":"24","doi-asserted-by":"crossref","unstructured":"[25] S. Okamoto, C. Sun, S. Hachiya, T. Yamada, Y. Saito, T.O. Iwasaki, and K. Takeuchi, \u201cApplication driven SCM and NAND flash hybrid SSD design for data-centric computing system,\u201d Proc. IEEE Int. Memory Workshop, pp.157-160, May 2015. 10.1109\/imw.2015.7150277","DOI":"10.1109\/IMW.2015.7150277"},{"key":"25","unstructured":"[26] Optane SSD, https:\/\/www.intel.co.jp\/content\/www\/jp\/ja\/products\/memory-storage\/optane-memory\/optane-memory-h10-solid-state-storage\/optane-memory-h10-16gb-256gb-m-2-80mm.html"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[27] S. Hachiya, K. Johguchi, K. Miyaji, and K. Takeuchi, \u201cTLC\/MLC NAND Flash Mix-and-Match Design with Exchangeable Storage Array,\u201d Ext. Abst. Int. Conf. on Solid State Devices and Materials, pp.894-895, Sept. 2013. 10.7567\/ssdm.2013.h-3-3","DOI":"10.7567\/SSDM.2013.H-3-3"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[28] R. Micheloni, S. Aritome, and L. Crippa, \u201cArray architectures for 3-D NAND flash memories,\u201d Proc. IEEE, vol.105, no.9, pp.1634-1649, Sept. 2017. 10.1109\/jproc.2017.2697000","DOI":"10.1109\/JPROC.2017.2697000"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[29] C. Sun, A. Soga, T. Onagi, K. Johguchi, and K. Takeuchi, \u201cA workload-aware-design of 3D-NAND flash memory for enterprise SSDs,\u201d Proc. IEEE Fifteenth Int. Symp. on Quality Electronic Design, pp.554-561, March 2014. 10.1109\/isqed.2014.6783376","DOI":"10.1109\/ISQED.2014.6783376"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/4\/E103.C_2019CDP0005\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,4]],"date-time":"2020-04-04T03:27:54Z","timestamp":1585970874000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/4\/E103.C_2019CDP0005\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4,1]]},"references-count":28,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2019cdp0005","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4,1]]}}}