{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T00:16:05Z","timestamp":1649031365525},"reference-count":24,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2020,4,1]]},"DOI":"10.1587\/transele.2019cdp0006","type":"journal-article","created":{"date-parts":[[2020,3,31]],"date-time":"2020-03-31T22:16:29Z","timestamp":1585692989000},"page":"171-180","source":"Crossref","is-referenced-by-count":0,"title":["Analysis on Hybrid SSD Configuration with Emerging Non-Volatile Memories Including Quadruple-Level Cell (QLC) NAND Flash Memory and Various Types of Storage Class Memories (SCMs)"],"prefix":"10.1587","volume":"E103.C","author":[{"given":"Yoshiki","family":"TAKAI","sequence":"first","affiliation":[{"name":"Chuo University"}]},{"given":"Mamoru","family":"FUKUCHI","sequence":"additional","affiliation":[{"name":"Chuo University"}]},{"given":"Chihiro","family":"MATSUI","sequence":"additional","affiliation":[{"name":"Chuo University"}]},{"given":"Reika","family":"KINOSHITA","sequence":"additional","affiliation":[{"name":"Chuo University"}]},{"given":"Ken","family":"TAKEUCHI","sequence":"additional","affiliation":[{"name":"Chuo University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Lee, C. Kim, M. Kim, S.-M. Joe, J. Jang, S. Kim, K. Lee, J. Kim, J. Park, H.-J. Lee, M. Kim, S. Lee, S. Lee, J. Bang, D. Shin, H. Jang, D. Lee, N. Kim, J. Jo, J. Park, S. Park, Y. Rho, Y. Park, H.-J. Kim, C.A. Lee, C. Yu, Y. Min, M. Kim, K. Kim, S. Moon, H. Kim, Y. Choi, Y. Ryu, J. Choi, M. Lee, J. Kim, G.S. Choo, J.-D. Lim, D.-S. Byeon, K. Song, K.-T. Park, and K.-H. Kyung, \u201cA 1Tb 4b\/cell 64-stacked-WL 3D NAND flash memory with 12MB\/s program throughput,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.340-342, Feb. 2018. 10.1109\/isscc.2018.8310323","DOI":"10.1109\/ISSCC.2018.8310323"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Takeuchi, T. Tanaka, and T. Tanzawa, \u201cA Multi-page Cell Architecture for High-speed Programming Multi-level NAND Flash Memories,\u201d IEEE Symp. on VLSI Circuits Dig. Tech. Papers, pp.67-68, June 1997. 10.1109\/vlsic.1997.623810","DOI":"10.1109\/VLSIC.1997.623810"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S.-H. Shin, D.-K. Shim, J.-Y. Jeong, O.-K. Kwon, S.-Y. Yoon, M.-H. Choi, T.-Y. Kim, H.-W. Park, H.-J. Yoon, Y.-S. Song, Y.-H. Choi, S.-W. Shim, Y.-L. Ahn, K.-T. Park, J.-M. Han, K.-H. Kyung, and Y.-H. Jun, \u201cA New 3-bit Programming Algorithm using SLC-to-TLC Migration for 8MB\/s High Performance TLC NAND Flash Memory,\u201d IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp.132-133, June 2012. 10.1109\/vlsic.2012.6243825","DOI":"10.1109\/VLSIC.2012.6243825"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi, and A. Nitayama, \u201cBit cost scalable technology with punch and plug process for ultra high density flash memory,\u201d IEEE Symp. VLSI Technology Dig. Tech. Papers, pp.14-15, June 2007. 10.1109\/vlsit.2007.4339708","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"5","unstructured":"[5] https:\/\/www.crucial.com\/usa\/en\/storage-ssd-p1"},{"key":"6","unstructured":"[6] https:\/\/www.intel.com\/content\/www\/us\/en\/products\/memory-storage\/solid-state-drives\/consumer-ssds\/6-series\/ssd-660p-series.html"},{"key":"7","unstructured":"[7] https:\/\/www.intel.co.jp\/content\/dam\/www\/public\/us\/en\/documents\/product-briefs\/optane-memory-h10-solid-state-storage-brief.pdf"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H. Fujii, K. Miyaji, K. Johguchi, K. Higuchi, C. Sun, and K. Takeuchi, \u201cx11 performance increase, x6.9 endurance enhancement, 93% energy reduction of 3D TSV-integrated hybrid ReRAM\/MLC NAND SSDs by data fragmentation suppression,\u201d IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp.134-135, June 2012. 10.1109\/vlsic.2012.6243826","DOI":"10.1109\/VLSIC.2012.6243826"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. Rho, K. Tsuchida, D. Kim, Y. Shirai, J. Bae, T. Inaba, H. Noro, H. Moon, S. Chung, K. Sunouchi, J. Park, K. Park, A. Yamamoto, S. Chung, H. Kim, H. Oyamatsu, and J. Oh, \u201cA 4Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.396-397, Feb. 2017. 10.1109\/isscc.2017.7870428","DOI":"10.1109\/ISSCC.2017.7870428"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] K. Kawai, A. Kawahara, R. Yasuhara, S. Muraoka, Z. Wei, R. Azuma, K. Tanabe, and K. Shimakawa, \u201cHighly reliable TaOx reram technology using automatic forming circuit,\u201d IEEE Int. Conf. IC Design &amp; Technology, pp.1-4, May 2014. 10.1109\/icicdt.2014.6838600","DOI":"10.1109\/ICICDT.2014.6838600"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Y. Choi, I. Song, M.-H. Park, H. Chung, S. Chang, B. Cho, J. Kim, Y. Oh, D. Kwon, J. Sunwoo, J. Shin, Y. Rho, C. Lee, M.G. Kang, J. Lee, Y. Kwon, S. Kim, J. Kim, Y.-J. Lee, Q. Wang, S. Cha, S. Ahn, H. Horii, J. Lee, K. Kim, H. Joo, K. Lee, Y.-T. Lee, J. Yoo, and G. Jeong, \u201cA 20nm 1.8V 8Gb PRAM with 40MB\/s program bandwidth,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.46-48, April 2012. 10.1109\/isscc.2012.6176872","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"12","unstructured":"[12] http:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/97159\/intel-optane-ssd-dc-p4800x-series-1-5tb-1-2-height-pcie-x4-3d-xpoint.html"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] M. Fukuchi, Y. Sakaki, C. Matsui, and K. Takeuchi, \u201c20% System-performance Gain of 3D Charge-trap TLC NAND Flash over 2D Floating-gate MLC NAND Flash for SCM\/NAND Flash Hybrid SSD,\u201d Proc. IEEE Int. Symp. Circuits and Systems, pp.1-5, May 2018. 10.1109\/iscas.2018.8351309","DOI":"10.1109\/ISCAS.2018.8351309"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Y. Takai, M. Fukuchi, R. Kinoshita, C. Matsui, and K. Takeuchi, \u201cAnalysis on Heterogeneous SSD Configuration with Quadruple-Level Cell (QLC) NAND flash memory\u201d Proc. IEEE Int. Memory Workshop, pp.1-4, May 2019. 10.1109\/imw.2019.8739689","DOI":"10.1109\/IMW.2019.8739689"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] K. Takeuchi, Y. Kameda, S. Fujimura, H. Otake, K. Hosono, H. Shiga, Y. Watanabe, T. Futatsuyama, Y. Shindo, M. Kojima, M. Iwai, M. Shirakawa, M. Ichige, K. Hatakeyama, S. Tanaka, T. Kamei, J.-Y. Fu, A, Cernea, Y. Li, M. Higashitani, G. Hemink, S. Sato, K. Oowada, S.-C. Lee, N. Hayashida, J. Wan, J. Lutze, S. Tsao, M. Mofidi, K. Sakurai, N. Tokiwa, H. Waki, Y. Nozawa, K. Kanazawa, and S. Ohshima, \u201cA 56-nm CMOS 99-mm<sup>2<\/sup> 8-Gb Multi-Level NAND Flash Memory With 10-MB\/s Program Throughput,\u201d IEEE J. Solid-State Circuits, vol.42, no.1, pp.219-232, Jan. 2007. 10.1109\/jssc.2006.888299","DOI":"10.1109\/JSSC.2006.888299"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] S. Okamoto, C. Sun, S. Hachiya, T. Yamada, Y. Saito, T.O. Iwasaki, and K. Takeuchi, \u201cApplication driven SCM&amp;NAND flash hybrid SSD design for data-centric computing system,\u201d Proc. IEEE Int. Memory Workshop, pp.157-160, May 2015. 10.1109\/imw.2015.7150277","DOI":"10.1109\/IMW.2015.7150277"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Hachiya, K. Johguchi, K. Miyaji, and K. Takeuchi, \u201cTLC\/MLC NAND Flash Mix-and-Match Design with Exchangeable Storage Array,\u201d Ext. Abst. Int. Conf. on Solid State Devices and Materials, pp.894-895, Sept. 2013. 10.7567\/ssdm.2013.h-3-3","DOI":"10.7567\/SSDM.2013.H-3-3"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] C. Matsui, Y. Yamaga, Y. Sugiyama, and K. Takeuchi, \u201c8.9-times Performance Improvement by Tri-Hybrid Storage System with SCM and MLC\/TLC NAND Flash Memory,\u201d Ext. Abstr. Int. Conf. on Solid State Devices and Materials, pp.105-106, Sept. 2016. 10.7567\/ssdm.2016.b-5-03","DOI":"10.7567\/SSDM.2016.B-5-03"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] C. Matsui, T. Yamada, Y. Sugiyama, Y. Yamaga, and K. Takeuchi, \u201cOptimal memory configuration analysis in tri-hybrid solid-state drives with storage class memory and multi-level cell\/triple-level cell NAND flash memory,\u201d Japanese Journal of Applied Physics, vol.56, no.4S, pp.04CE02, Feb. 2017. 10.7567\/jjap.56.04ce02","DOI":"10.7567\/JJAP.56.04CE02"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] C. Sun, K. Miyaji, K. Johguchi, and K. Takeuchi, \u201cA High Performance and Energy-Efficient Cold Data Eviction Algorithm for 3D-TSV Hybrid ReRAM\/MLC NAND SSD,\u201d IEEE Trans. Circuits Syst., vol.61, no.2, pp.382-392, Feb. 2014. 10.1109\/tcsi.2013.2268111","DOI":"10.1109\/TCSI.2013.2268111"},{"key":"21","unstructured":"[21] http:\/\/iotta.snia.org\/traces\/338."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] R.F. Freitas and W.W. Wilcke, \u201cStorage-class memory: The next storage system technology,\u201d IBM Journal of Research and Development, vol.52, no.4.5, pp.439-447, July 2008. 10.1147\/rd.524.0439","DOI":"10.1147\/rd.524.0439"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] D. Nobunaga, E. Abedifard, F. Roohparvar, J. Lee, E. Yu, A. Vahidimowlavi, M. Abraham, S. Talreja, R. Sundaram, R. Rozman, L. Vu, C.L. Chen, U. Chandrasekhar, R. Bains, V. Viajedor, W. Mak, M. Choi, D. Udeshi, M. Luo, S. Qureshi, J. Tsai, F. Jaffin, Y. Liu, and M. Mancinelli, \u201cA 50 nm 8Gb NAND Flash Memory with 100MB\/s Program Throughput and 200MB\/s DDR Interface,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.426-625, Feb. 2008. 10.1109\/isscc.2008.4523239","DOI":"10.1109\/ISSCC.2008.4523239"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] C. Kim, J.-H. Cho, W. Jeong, I.-H. Park, H.-W. Park, D.-H. Kim, D. Kang, S. Lee, J.-S. Lee, W. Kim, J. Park, Y.-L. Ahn, J. Lee, J.-H. Lee, S. Kim, H.-J. Yoon, J. Yu, N. Choi, Y. Kwon, N. Kim, H. Jang, J. Park, S. Song, Y. Park, J. Bang, S. Hong, B. Jeong, H.-J. Kim, C. Lee, Y.-S. Min, I. Lee, I.-M. Kim, S.-H. Kim, D. Yoon, K.-S. Kim, Y. Choi, M. Kim, H. Kim, P. Kwak, J.-D. Ihm, D.-S. Byeon, J.-Y. Lee, K.-T. Park, and K.-H. Kyung, \u201cA 512Gb 3b\/cell 64-stacked WL 3D V-NAND flash memory,\u201d IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, pp.202-203, Feb. 2017. 10.1109\/isscc.2017.7870331","DOI":"10.1109\/ISSCC.2017.7870331"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/4\/E103.C_2019CDP0006\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,4]],"date-time":"2020-04-04T03:27:54Z","timestamp":1585970874000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/4\/E103.C_2019CDP0006\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,4,1]]},"references-count":24,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2019cdp0006","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,4,1]]}}}