{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T05:24:27Z","timestamp":1648877067338},"reference-count":21,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2020,10,1]]},"DOI":"10.1587\/transele.2019ctp0002","type":"journal-article","created":{"date-parts":[[2020,4,8]],"date-time":"2020-04-08T22:04:39Z","timestamp":1586383479000},"page":"497-504","source":"Crossref","is-referenced-by-count":0,"title":["A 0.6-V Adaptive Voltage Swing Serial Link Transmitter Using Near Threshold Body Bias Control and Jitter Estimation"],"prefix":"10.1587","volume":"E103.C","author":[{"given":"Yoshihide","family":"KOMATSU","sequence":"first","affiliation":[{"name":"Kobe University"},{"name":"Panasonic Industrial Devices Systems and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akinori","family":"SHINMYO","sequence":"additional","affiliation":[{"name":"Panasonic Industrial Devices Systems and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mayuko","family":"FUJITA","sequence":"additional","affiliation":[{"name":"Panasonic Industrial Devices Systems and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tsuyoshi","family":"HIRAKI","sequence":"additional","affiliation":[{"name":"Panasonic Industrial Devices Systems and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kouichi","family":"FUKUDA","sequence":"additional","affiliation":[{"name":"Panasonic Industrial Devices Systems and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Noriyuki","family":"MIURA","sequence":"additional","affiliation":[{"name":"Kobe University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Makoto","family":"NAGATA","sequence":"additional","affiliation":[{"name":"Kobe University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] G. Mandal and P. Mandal, \u201cLow power LVDS transmitter with low common mode variation for 1GB\/s-per pin operation,\u201d International Symposium on Circuits and Systems (ISCAS), May 2004. 10.1109\/iscas.2004.1328396"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] H.S. Gupta, R.W. Parmar, and R.K. Dave, \u201cHigh speed LVDS driver for SERDES,\u201d 2009 International Conference on Emerging Trends in Electronic and Photonic Devices & Systems, pp.92-95, 2009. 10.1109\/electro.2009.5441164","DOI":"10.1109\/ELECTRO.2009.5441164"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Chen, J.S. Mrrtinez, M. Nix, and M.E. Robinson, \u201cLow-Voltage Low-Power LVDS Drivers,\u201d J. Solid State Circuits, vol.40, no.2, pp.472-479, Feb. 2005. 10.1109\/jssc.2004.840955","DOI":"10.1109\/JSSC.2004.840955"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] R. Palmer, J. Poulton, W.J. Dally, J. Eyles, A.M. Fuller, T. Greer, M. Horowitz, M. Kellam, F. Quan, and F. Zarkeshvari, \u201cA 14mW 6.25Gb\/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications,\u201d ISSCC, pp.440-614, 2007. 10.1109\/isscc.2007.373483","DOI":"10.1109\/ISSCC.2007.373483"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] J. Poulton, R. Palmer, A.M. Fuller, T. Greer, J. Eyles, W.J. Dally, and M. Horowitz, \u201cA 14-mW 6.25-Gb\/s Transceiver in 90-nm CMOS,\u201d J. Solid State Circuits, vol.42, no.12, pp.2745-2757, Dec. 2007. 10.1109\/jssc.2007.908692","DOI":"10.1109\/JSSC.2007.908692"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] T. Shibasaki, T. Danjo, Y. Ogata, Y. Sakai, H. Miyaoka, F. Terasawa, M. Kudo, H. Kano, A. Matsuda, S. Kawai, T. Arai, H. Higashi, N. Naka, H. Yamaguchi, T. Mori, Y. Koyanagi, and H. Tamura, \u201cA 56Gb\/s NRZ-Electrical 247mW\/lane Serial-Link Transceiver in 28nm CMOS,\u201d ISSCC, pp.64-66, 2016. 10.1109\/isscc.2016.7417908","DOI":"10.1109\/ISSCC.2016.7417908"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J. Han, Y. Lu, N. Sutardja, and E. Alon, \u201cA 60Gb\/s 288mW NRZ Transceiver with Adaptive Equalization and Baud-Rate Clock and Data Recovery in 65nm CMOS Technology,\u201d ISSCC, pp.112-114, 2017. 10.1109\/isscc.2017.7870286","DOI":"10.1109\/ISSCC.2017.7870286"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Y. Frans, S. McLeod, H. Hedayati, M. Elzeftawi, J. Namkoong, W. Lin, J. Im, P. Upadhyaya, and K. Chang, \u201cA 40-to-64 Gb\/s NRZ Transmitter With Supply-Regulated Front-End in 16 nm FinFET,\u201d J. Solid State Circuits, vol.51, no.12, pp.3167-3177, Dec. 2016. 10.1109\/jssc.2016.2587689","DOI":"10.1109\/JSSC.2016.2587689"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] P. Upadhyaya, A. Bekeke, D.T. Melek, H. Zao, J. Im, J. Cho, K.H. Tan, S. McLeod, S. Chen, W. Zhang, Y. Frans, and K. Chang, \u201cA Fully-Adaptive Wideband 0.5-32.75Gb\/s FPGA Transceiver in 16nm FinFET CMOS Technology,\u201d Symposium on VLSI Circuits, 2016. 10.1109\/vlsic.2016.7573471","DOI":"10.1109\/VLSIC.2016.7573471"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] Y. Miki, T. Saito, H. Yamashita, F. Yuki, T. Baba, A. Koyama, and M. Sonehara, \u201cA 50-mW\/ch 2.5-Gb\/s\/ch Data Recovery Circuit for the SFI-5 Interface With Digital Eye-Tracking,\u201d J. Solid State Circuits, vol.39, no.4, pp.613-621, April 2004. 10.1109\/jssc.2004.824704","DOI":"10.1109\/JSSC.2004.824704"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] D. Wei, T. Anand, G. Shu, J.E. Schutt-Ain\u00e9, and P.K. Hanumolu, \u201cA 10-Gb\/s\/ch, 0.6-pJ\/bit\/mm Power Scalable Rapid-ON\/OFF Transceiver for On-Chip Energy Proportional Interconnects,\u201d J. Solid State Circuits, vol.53, no.3, pp.873-883, March 2018. 10.1109\/jssc.2017.2782082","DOI":"10.1109\/JSSC.2017.2782082"},{"key":"12","unstructured":"[12] A.S. Bakhtiar, M.G. Lee, and A.C. Carsone, \u201cA 40-Gbps 0.5-pJ\/bit VCSEL Driver in 28nm CMOS with Complex Zero Equalizer,\u201d CICC, 2017. 10.1109\/cicc.2017.7993600"},{"key":"13","unstructured":"[13] A.S. Bakhtiar, M.G. Lee, and A.C. Carsone, \u201cLow-Power CMOS Receivers For Short Reach Optional Communication,\u201d CICC, 2017. 10.1109\/cicc.2017.7993601"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S. Rylov, T. Beukema, Z.T. Deniz, T. Toifl, Y. Liu, A. Agrawal, P. Buchmann, A. Rylyakov, M. Beakes, B. Parker, and M. Meghelli, \u201cA 25Gb\/s ADC-Based Serial Line Receiver in 32nm CMOS SOI,\u201d ISSCC, pp.56-57, 2016. 10.1109\/isscc.2016.7417904","DOI":"10.1109\/ISSCC.2016.7417904"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] I. Ozkaya, A. Cevrero, P.A. Francese, C. Menolfi, M. Braendli, T. Morf, D. Kuchta, L. Kull, M. Kossel, D. Luu, M. Meghelli, Y. Leblebici, and T. Toifl, \u201cA 56Gb\/s Burst-Mode NRZ Optical Receiver with 6.8ns Power-On and CDR-Lock Time for Adaptive Optical Links in 14nm FinFET CMOS,\u201d ISSCC, pp.266-267, 2018. 10.1109\/isscc.2018.8310286","DOI":"10.1109\/ISSCC.2018.8310286"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] M. Erett, D. Carey, J. Hudner, R. Casey, K. Geary, P. Neto, M. Raj, S. McLeod, H. Zhang, A. Roldan, H. Zhao, P.-C. Chiang, H. Zhao, K. Tan, Y. Frans, and K. Chang, \u201cA 126mW 56Gb\/s NRZ Wireline Transceiver for Synchronous Short-Reach Applications in 16nm FinFET,\u201d ISSCC, pp.274-276, 2018. 10.1109\/isscc.2018.8310290","DOI":"10.1109\/ISSCC.2018.8310290"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J. Liang, A. Sheikholeslami, H. Tamura, Y. Ogata, and H. Yamaguchi, \u201cA 28Gb\/s Digital CDR with Adaptive Loop Gain for Optimum Jitter Tolerance,\u201d ISSCC, pp.122-123, 2017. 10.1109\/isscc.2017.7870291","DOI":"10.1109\/ISSCC.2017.7870291"},{"key":"18","unstructured":"[18] Y. Komatsu, A. Shinmyo, S. Kato, M. Funabashi, K. Hatooka, M. Fujita, K. Tanaka, and K. Fukuda, \u201cA 0.25-27 Gb\/s Wideband PAM4\/NRZ Transceiver with Adaptive Power CDR for 8K System,\u201d J. Solid State Circuits, pp.2802-2811, Oct. 2019."},{"key":"19","unstructured":"[19] T.J. Yamaguchi, M. Soma, D. Halter, R. Raina, J. Nissen, and M. Ishida, \u201cA method for measuring the cycle-to-cycle period jitter of high-frequency clock signals,\u201d VLSI Test Symposium, pp.102-110, 2001. 10.1109\/vts.2001.923425"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] N. Ou, T. Farahmand, A. Kuo, S. Tabatabaei, and A. Ivanov, \u201cJitter Models for the Design and Test of Gbps-Speed Serial Interconnects,\u201d Design & Test of Computers, vol.21, no.4, pp.302-313, July 2004. 10.1109\/mdt.2004.34","DOI":"10.1109\/MDT.2004.34"},{"key":"21","unstructured":"[21] W. Kester, \u201cConverting Oscillator Phase Noise to Time Jitter,\u201d MT-008 Analog Devices Tutorial Journal, 2005."}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/10\/E103.C_2019CTP0002\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,3]],"date-time":"2020-10-03T03:18:33Z","timestamp":1601695113000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/10\/E103.C_2019CTP0002\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,1]]},"references-count":21,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2019ctp0002","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10,1]]}}}