{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T05:43:35Z","timestamp":1761975815810},"reference-count":25,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2020,10,1]]},"DOI":"10.1587\/transele.2019ctp0007","type":"journal-article","created":{"date-parts":[[2020,5,14]],"date-time":"2020-05-14T22:07:17Z","timestamp":1589494037000},"page":"514-523","source":"Crossref","is-referenced-by-count":5,"title":["Weight Compression MAC Accelerator for Effective Inference of Deep Learning"],"prefix":"10.1587","volume":"E103.C","author":[{"given":"Asuka","family":"MAKI","sequence":"first","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daisuke","family":"MIYASHITA","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinichi","family":"SASAKI","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kengo","family":"NAKATA","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fumihiko","family":"TACHIBANA","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomoya","family":"SUZUKI","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"DEGUCHI","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryuichi","family":"FUJIMOTO","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y.-H. Chen, J. Emer, and V. Sze, \u201cEyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks,\u201d 43rd Annual International Symposium on Computer Architecture (ISCA), pp.367-379, 2016. 10.1109\/isca.2016.40","DOI":"10.1145\/3007787.3001177"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J. Deng, W. Dong, R. Socher, L.-J. Li, K. Li, and L. Fei-Fei,\u201cImageNet: A Large-Scale Hierarchical Image Database,\u201d CVPR09, 2009. 10.1109\/cvpr.2009.5206848","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] L. Jiao, C. Luo, W. Cao, X. Zhou, and L. Wang, \u201cAccelerating low bit-width convolutional neural networks with embedded FPGA,\u201d 2017 27th International Conference on Field Programmable Logic and Applications (FPL), 2017. 10.23919\/fpl.2017.8056820","DOI":"10.23919\/FPL.2017.8056820"},{"key":"4","unstructured":"[4] K. He, G. Gkioxari, P. Doll\u00e1r, and R. Girshick, \u201cMask R-CNN,\u201d ArXiv:1703.06870, March 2017."},{"key":"5","unstructured":"[5] K. He, X. Zhang, S. Ren, and J. Sun, \u201cDeep Residual Learning for Image Recognition,\u201d ArXiv:1512.03385, Dec. 2015."},{"key":"6","unstructured":"[6] A.G. Howard, M. Zhu, B. Chen, D. Kalenichenko, W. Wang, T. Weyand, M. Andreetto, and H. Adam, \u201cMobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications,\u201d ArXiv:1704.04861, April 2017."},{"key":"7","unstructured":"[7] A. Krizhevsky, I. Sutskever, and H.E. Hinton, \u201cImagenet classification with deep convolutional neural networks,\u201d Advances in neural information processing systems, pp.1097-1105, 2012."},{"key":"8","unstructured":"[8] A. Lavin and S. Gray, \u201cFast Algorithms for Convolutional Neural Netwo Networks,\u201d ArXiv:1509.09308, Sept. 2015."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Lee, C. Kim, S. Kang, D. Shin, S. Kim, and H.-J. Yoo, \u201cUNPU: A 50.6TOPS\/W unified deep neural network accelerator with 1b-to-16b fully-variable weight bit-precision,\u201d 2018 IEEE International Solid-State Circuits Conference-(ISSCC), Feb. 2018. 10.1109\/isscc.2018.8310262","DOI":"10.1109\/ISSCC.2018.8310262"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] B. Murmann, D. Bankman, E. Chai, D. Miyashita, and L. Yang, \u201cMixed-signal circuits for embedded machine-learning applications,\u201d 2015 49th Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, pp.1341-1345, 2015. doi: 10.1109\/ ACSSC.2015.7421361 10.1109\/acssc.2015.7421361","DOI":"10.1109\/ACSSC.2015.7421361"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. Rastegari, V. Ordonez, J. Redmon, and A. Farhadi, \u201cXNOR-Net: ImageNet classification using binary convolutional neural networks,\u201d Computer Vision ECCV, pp.525-542, 2016. 10.1007\/978-3-319-46493-0_32","DOI":"10.1007\/978-3-319-46493-0_32"},{"key":"12","unstructured":"[12] S. Ren, K. He, R. Girshick, and J. Sun, \u201cFaster R-CNN: Towards Real-Time Object Detection with Region Proposal Networks,\u201d ArXiv:1506.01497, June 2015."},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] H. Sharma, J. Park, N. Suda, L. Lai, B. Chau, V. Chandra, and H. Esmaeilzadeh, \u201cBit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Network,\u201d 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA), Los Angeles, CA, pp.764-775, 2018. doi: 10.1109\/ISCA.2018.00069 10.1109\/isca.2018.00069","DOI":"10.1109\/ISCA.2018.00069"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] C. Zhang, P. Li, G. Sun, Y. Guan, B. Xiao, and J. Cong, \u201cOptimizing FPGA-based accelerator design for deep convolutional neural networks,\u201d Proc. 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp.161-170, 2015. 10.1145\/2684746.2689060","DOI":"10.1145\/2684746.2689060"},{"key":"15","unstructured":"[15] Y. Zhou, S.-M. Moosavi-Dezfooli, N.-M. Cheung, and P. Frossard, \u201cAdaptive Quantization for Deep Neural Network,\u201d ArXiv:1712.01048, Dec. 2017."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. Maki, D. Miyashita, K. Nakata, F. Tachibana, T. Suzuki, and J. Deguchi, \u201cFPGA-based CNN processor with filter-wise-optimized bit precision,\u201d IEEE Asian Solid-State Circuit Conference (A-SSCC), pp.47-50, 2018. A-SSCC2018. 10.1109\/asscc.2018.8579342","DOI":"10.1109\/ASSCC.2018.8579342"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Sasaki, A. Maki, D. Miyashita, and J. Deguchi, \u201cPost Training Weight Compression with Distribution-based Filter-wise Quantization Step,\u201d Cool Chips, 2019. 10.1109\/coolchips.2019.8721356","DOI":"10.1109\/CoolChips.2019.8721356"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J. Deguchi, D. Miyashita, A. Maki, S. Sasaki, K. Nakata, and F. Tachibana, \u201cCan in-memory\/analog accelerators be a silver bullet for energy-efficient inference?,\u201d 2019 IEEE International Electron Devices Meeting (IEDM), 2019. 10.1109\/iedm19573.2019.8993500","DOI":"10.1109\/IEDM19573.2019.8993500"},{"key":"19","unstructured":"[19] R. Banner, Y. Nahshan, E. Hoffer, and D. Soudry, \u201cPost training 4-bit quantization of convolution networks for rapid-deployment,\u201d arXiv:1810.05723v2, Jan. 2019."},{"key":"20","unstructured":"[20] S. Ioffe and C. Szegedy, \u201cBatch Normalization: Accelerating Deep Network Training by Reducing Internal Covariate Shift,\u201d arXiv:1502.03167v3, March 2015"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] K. Nakata, A. Maki, D. Miyashita, F. Tachibana, T. Suzuki, and J. Deguchi, \u201cLive Demonstration: FPGA-based CNN Accelerator with Filter-Wise-Optimized Bit Precision,\u201d IEEE International Symposium on Circuits and Systems (ISCAS), 2019. 10.1109\/iscas.2019.8702208","DOI":"10.1109\/ISCAS.2019.8702208"},{"key":"22","unstructured":"[22] R. Krishnamoorthi, \u201cQuantizing deep convolutional networks for efficient inference: A whitepaper,\u201d arXiv:1806.08342v1, June 2018."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] D. Zhang, J. Yang, D. Ye, and G. Hua, \u201cLQ-Nets: Learned Quantization for Highly Accurate and Compact Deep Neural Networks,\u201d The European Conference on Computer Vision (ECCV), Sept. 2018. 10.1007\/978-3-030-01237-3_23","DOI":"10.1007\/978-3-030-01237-3_23"},{"key":"24","unstructured":"[24] X. Lin, C. Zhao, and W. Pan, \u201cTowards Accurate Binary Convolutional Neural Network,\u201d Advances in Neural Information Processing Systems 30 (NIPS 2017), pp.343-353, 2017."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Y. Yang, Q. Huang, B. Wu, T. Zhang, L. Ma, G. Gambardella, M. Blott, L. Lavagno, K. Vissers, J. Wawrzynek, and K. Keutzer, \u201cSynetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs,\u201d Proc. 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA'2019), Feb. 2019. 10.1145\/3289602.3293902","DOI":"10.1145\/3289602.3293902"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/10\/E103.C_2019CTP0007\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,3]],"date-time":"2020-10-03T03:18:51Z","timestamp":1601695131000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/10\/E103.C_2019CTP0007\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,1]]},"references-count":25,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2019ctp0007","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10,1]]}}}