{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:49:26Z","timestamp":1771613366434,"version":"3.50.1"},"reference-count":16,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2020,10,1]]},"DOI":"10.1587\/transele.2019ctp0008","type":"journal-article","created":{"date-parts":[[2020,4,8]],"date-time":"2020-04-08T22:04:40Z","timestamp":1586383480000},"page":"489-496","source":"Crossref","is-referenced-by-count":7,"title":["Design of a 45 Gb\/s, 98 fJ\/bit, 0.02 mm&lt;sup&gt;2&lt;\/sup&gt; Transimpedance Amplifier with Peaking-Dedicated Inductor in 65-nm CMOS"],"prefix":"10.1587","volume":"E103.C","author":[{"given":"Akira","family":"TSUCHIYA","sequence":"first","affiliation":[{"name":"The University of Shiga Prefecture"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akitaka","family":"HIRATSUKA","sequence":"additional","affiliation":[{"name":"Kyoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenji","family":"TANAKA","sequence":"additional","affiliation":[{"name":"NTT Device Technology Laboratories, NTT Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"FUKUYAMA","sequence":"additional","affiliation":[{"name":"NTT Device Technology Laboratories, NTT Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoki","family":"MIURA","sequence":"additional","affiliation":[{"name":"NTT Device Technology Laboratories, NTT Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hideyuki","family":"NOSAKA","sequence":"additional","affiliation":[{"name":"NTT Device Technology Laboratories, NTT Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hidetoshi","family":"ONODERA","sequence":"additional","affiliation":[{"name":"Kyoto University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A.V. Krishnamoorthy, \u201cOverview of short-reach optical interconnects: From VCSELs to silicon nanophotonics,\u201d IEEE Hot Chips 22 Symposium, pp.1-31, Aug. 2010. 10.1109\/hotchips.2010.7480061","DOI":"10.1109\/HOTCHIPS.2010.7480061"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] T. Aoki, S. Sekiguchi, T. Simoyama, S. Tanaka, M. Nishizawa, N. Hatori, Y. Sobu, A. Sugama, T. Akiyama, A. Hayakawa, H. Muranaka, T. Mori, Y. Chen, S.-H. Jeong, Y. Tanaka, and K. Morito, \u201cLow-Crosstalk Simultaneous 16-Channel \u00d7 25 Gb\/s Operation of High-Density Silicon Photonics Optical Transceiver,\u201d Journal of Lightwave Technology, vol.36, no.5, pp.1262-1267, March 2018. 10.1109\/jlt.2018.2797167","DOI":"10.1109\/JLT.2018.2797167"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] Y. Komatsu, A. Shinmyo, S. Kato, M. Funabashi, K. Hatooka, M. Fujita, K. Tanaka, A. Yamasaki, and K. Fukuda, \u201cA 0.25-27-Gb\/s PAM4\/NRZ Transceiver With Adaptive Power CDR and Jitter Analysis,\u201d IEEE Journal of Solid-State Circuits, vol.54, no.10, pp.2802-2811, Oct. 2019. 10.1109\/jssc.2019.2920082","DOI":"10.1109\/JSSC.2019.2920082"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Notomi, K. Nozaki, A. Shinya, S. Matsuo, and E. Kuramochi, \u201cToward fJ\/bit optical communication in a chip,\u201d Optics Communications, vol.314, pp.3-17, 2014. 10.1016\/j.optcom.2013.09.073","DOI":"10.1016\/j.optcom.2013.09.073"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[6] C.-H. Wu, C.-H. Lee, W.-S. Chen, and S.-I. Liu, \u201cCMOS Wideband Amplifiers Using Multiple Inductive-Series Peaking Technique,\u201d IEEE Journal of Solid-State Circuits, vol.40, no.2, pp.548-552, Feb. 2005. 10.1109\/jssc.2004.840979","DOI":"10.1109\/JSSC.2004.840979"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[7] J.-D. Jin and S.S.H. Hsu, \u201cA miniaturized 70-GHz broadband amplifier in 0.13-\u00b5m CMOS technology,\u201d IEEE Transactions on Microwave Theory and Techniques, vol.56, no.12, pp.3086-3092, Dec 2008. 10.1109\/tmtt.2008.2007089","DOI":"10.1109\/TMTT.2008.2007089"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[8] S.G. Kim, S.H. Jung, Y.S. Eo, S.H. Kim, X. Ying, H. Choi, C. Hong, K. Lee, and S.M. Park, \u201cA 50-Gb\/s differential transimpedance amplifier in 65nm CMOS technology,\u201d Asian Solid-State Circuits Conference, pp.357-360, 2014. 10.1109\/asscc.2014.7008934","DOI":"10.1109\/ASSCC.2014.7008934"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[9] Y. Chen, M. Kinune, A. Toda, A. Hayakawa, T. Akiyama, S. Sekiguchi, H. Ebe, N. Imaizumi, T. Akahoshi, S. Akiyama, S. Tanaka, T. Simoyama, K. Morito, T. Yamamoto, T. Mori, Y. Koyanagi, and H. Tamura, \u201c22.2 A 25Gb\/s hybrid integrated silicon photonic transceiver in 28nm CMOS and SOI,\u201d International Solid-State Circuits Conference, pp.1-3, 2015. 10.1109\/isscc.2015.7063096","DOI":"10.1109\/ISSCC.2015.7063096"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[10] M. Rakowski, M. Ingels, K.D. Meyer, M. Steyaert, P. Absil, and J.V. Campenhout, \u201cHighly sensitive, low-power, 10-20Gb\/s transimpedance amplifier based on cascaded CMOS inverter gain stages,\u201d Proceedings of IEEE Optical Interconnects Conference, pp.115-116, 2014. 10.1109\/oic.2014.6886106","DOI":"10.1109\/OIC.2014.6886106"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[11] A. Tsuchiya, A. Hiratsuka, K. Tanaka, H. Fukuyama, N. Miura, H. Nosaka, and H. Onodera, \u201cA 45 Gb\/s, 98 fJ\/bit, 0.02 mm<sup>2<\/sup> Transimpedance Amplifier with Peaking-Dedicated Inductor in 65-nm CMOS,\u201d IEEE 32nd International System-on-Chip Conference, pp.1-5, 2019. 10.1109\/socc46988.2019.1570548520","DOI":"10.1109\/SOCC46988.2019.1570548520"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[12] A. Hiratsuka, A. Tsuchiya, and H. Onodera, \u201cPower-bandwidth trade-off analysis of multi-stage inverter-type transimpedance amplifier for optical communication,\u201d IEEE International Midwest Symposium on Circuits and Systems, pp.795-798, Aug. 2017. 10.1109\/mwscas.2017.8053043","DOI":"10.1109\/MWSCAS.2017.8053043"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[13] H.-Y. Tsui and J. Lau, \u201cAn on-chip vertical solenoid inductor design for multigigahertz CMOS RFIC,\u201d IEEE Transactions on Microwave Theory and Techniques, vol.53, no.6, pp.1883-1890, June 2005. 10.1109\/tmtt.2005.848090","DOI":"10.1109\/TMTT.2005.848090"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[14] T. Shibasaki, W. Chaivipas, Y. Chen, Y. Doi, T. Hamada, H. Takauchi, T. Mori, Y. Koyanagi, and H. Tamura, \u201cA 56-Gb\/s receiver front-end with a CTLE and 1-tap DFE in 20-nm CMOS,\u201d VLSI Circuits Symposium, pp.1-2, 2014. 10.1109\/vlsic.2014.6858400","DOI":"10.1109\/VLSIC.2014.6858400"},{"key":"14","unstructured":"[15] Synopsys, \u201cRaphael referene manual,\u201d Dec. 2016."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[16] S. Bashiri, C. Plett, J. Aguirre, and P. Schvan, \u201cA 40 Gb\/s transimpedance amplifier in 65 nm CMOS,\u201d International Symposium on Circuits and Systems, pp.757-760, 2010. 10.1109\/iscas.2010.5537465","DOI":"10.1109\/ISCAS.2010.5537465"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[17] J. Kim and J.F. Buckwalter, \u201cA 40-Gb\/s optical transceiver front-end in 45 nm SOI CMOS,\u201d IEEE Journal of Solid-State Circuits, vol.47, no.3, pp.615-626, March 2012. 10.1109\/jssc.2011.2178723","DOI":"10.1109\/JSSC.2011.2178723"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/10\/E103.C_2019CTP0008\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,3]],"date-time":"2020-10-03T03:18:44Z","timestamp":1601695124000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/10\/E103.C_2019CTP0008\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,1]]},"references-count":16,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2019ctp0008","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10,1]]}}}