{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T02:13:10Z","timestamp":1649211190371},"reference-count":18,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2019,11,1]]},"DOI":"10.1587\/transele.2019ecp5007","type":"journal-article","created":{"date-parts":[[2019,6,6]],"date-time":"2019-06-06T22:04:36Z","timestamp":1559858676000},"page":"825-832","source":"Crossref","is-referenced-by-count":0,"title":["Optimized Charge Pump and Nonlinear Phase Frequency Detector for a Ka-Band Phase-Locked Loop in 90-nm CMOS Process"],"prefix":"10.1587","volume":"E102.C","author":[{"given":"Lu","family":"TANG","sequence":"first","affiliation":[{"name":"Institute of RF- & OE-ICs, Southeast University"},{"name":"Quantum Information Research Center, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigong","family":"WANG","sequence":"additional","affiliation":[{"name":"Institute of RF- & OE-ICs, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tiantian","family":"FAN","sequence":"additional","affiliation":[{"name":"Institute of RF- & OE-ICs, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Faen","family":"LIU","sequence":"additional","affiliation":[{"name":"Institute of RF- & OE-ICs, Southeast University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changchun","family":"ZHANG","sequence":"additional","affiliation":[{"name":"College of Electronic and Optical Engineering & College of Microelectronics, Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] L. Xiu, W.-T. Lin, and T.-T. Lee, \u201cFlying-Adder Fractional Divider Based Integer-N PLL: 2nd Generation FAPLL as On-Chip Frequency Generator for SoC,\u201d IEEE J. Solid-State Circuits, vol.48, no.2, pp.441-445, 2013. 10.1109\/jssc.2012.2223931","DOI":"10.1109\/JSSC.2012.2223931"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] Y.-C. Choi, Y.-J. Seong, Y.-J. Yoo, S.-K. Lee, M. Velazquez Lopez, and H.-J. Yoo, \u201cMulti-Standard Hybrid PLL with Low Phase-Noise Characteristics for GSM\/EDGE and LTE Applications,\u201d IEEE Trans. Microw. Theory Techn., vol.63, no.10, pp.3254-3264, 2015. 10.1109\/tmtt.2015.2469251","DOI":"10.1109\/TMTT.2015.2469251"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] J.-S. Lee, M.-S. Keel, S.-I. Lim, and S. Kim, \u201cCharge pump with perfect current matching characteristics in phase-locked loops,\u201d Electron. Lett., vol.36, no.23, pp.1907-1908, 2000. 10.1049\/el:20001358","DOI":"10.1049\/el:20001358"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] C. Eichenberger and W. Guggenbuhl, \u201cOn charge injection in analog MOS switches and dummy switch compensation techniques,\u201d IEEE Trans. Circuits Syst., vol.37, no.2, pp.256-264, 1990. 10.1109\/31.45719","DOI":"10.1109\/31.45719"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] Y.-S. Choi and D.-H. Han, \u201cGain-Boosting Charge Pump for Current Matching in Phase-Locked Loop,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.53, no.10. pp.1022-1025, 2006. 10.1109\/tcsii.2006.882122","DOI":"10.1109\/TCSII.2006.882122"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S.-K. Kao and F.-J. Hsieh, \u201cA fast-locking PLL with all-digital locked-aid circuit,\u201d Int. J. Electron., vol.100, no.2. pp.245-258, 2013. 10.1080\/00207217.2012.692631","DOI":"10.1080\/00207217.2012.692631"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y.-W. Chen, Y.-H. Yu, and Y.-J.E. Chen, \u201cA 0.18-\u00b5m CMOS Dual-Band Frequency Synthesizer with Spur Reduction Calibration,\u201d IEEE Microw. Compon. Lett., vol.23, no.10. pp.551-553, 2013. 10.1109\/lmwc.2013.2279113","DOI":"10.1109\/LMWC.2013.2279113"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Pan and T. Yoshihara, \u201cA Fast Lock Phase-Locked Loop Using a Continuous-Time Phase Frequency Detector,\u201d IEEE Conference on Electron Devices and Solid-State Circuits, pp.393-396, Tainan, Taiwan, Dec. 2007. 10.1109\/edssc.2007.4450145","DOI":"10.1109\/EDSSC.2007.4450145"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] K.-H. Cheng, W.-B. Yang, and C.-M. Ying, \u201cA dual-slope phase frequency detector and charge pump architecture to achieve fast locking of phase-locked loop,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.50, no.11, pp.892-896, 2003. 10.1109\/tcsii.2003.819130","DOI":"10.1109\/TCSII.2003.819130"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J. Wang, Z. Wang, J. Xu, Y. Wu, M. Tian, X. Lei, L. Ma, and L. Tang, \u201cA multi-band CMOS PLL-based frequency synthesizer for DRM\/DRM+\/DAB systems,\u201d Analog Integrated Circuits and Signal Processing, vol.80, no.2, pp.293-304, 2014. 10.1007\/s10470-014-0341-x","DOI":"10.1007\/s10470-014-0341-x"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] S.L.J. Gierkink, \u201cLow-Spur, Low-Phase-Noise Clock Multiplier Based on a Combination of PLL and Recirculating DLL with Dual-Pulse Ring Oscillator and Self-Correcting Charge Pump,\u201d IEEE J. Solid-State Circuits, vol.43, no.12, pp.2967-2976, 2008. 10.1109\/jssc.2008.2006225","DOI":"10.1109\/JSSC.2008.2006225"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] L.-F. Tanguay, M. Sawan, and Y. Savaria, \u201cA very-high output impedance charge pump for low-voltage low-power PLLs,\u201d Microelectronics Journal, vol.40, no.6, pp.1026-1031, 2009. 10.1016\/j.mejo.2009.03.001","DOI":"10.1016\/j.mejo.2009.03.001"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] N. Joram, R. Wolf, and F. Ellinger, \u201cHigh swing PLL charge pump with current mismatch reduction,\u201d Electron. Lett., vol.50, no.9, pp.661-663, 2014. 10.1049\/el.2014.0804","DOI":"10.1049\/el.2014.0804"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] M.-S. Hwang, J. Kim, and D.-K. Jeong, \u201cReduction of pump current mismatch in charge-pump PLL,\u201d Electron. Lett., vol.45, no.3, pp.135-136, 2009. 10.1049\/el:20092727","DOI":"10.1049\/el:20092727"},{"key":"15","unstructured":"[15] C.-H. Yu, J.-H. Tsai, and T.-W. Huang, \u201cA low-power Ka-band frequency synthesizer with transformer feedback VCO embedded in 90-nm COMS technology,\u201d IEEE International Wireless Symposium, pp.1-4, Beijing, China, April 2013. 10.1109\/ieee-iws.2013.6616736"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] C. Marcu, D. Chowdhury, C. Thakkar, J.-D. Park, L.-K. Kong, M. Tabesh, Y. Wang, B. Afshar, A. Gupta, A. Arbabian, S. Gambini, R. Zamani, E. Alon, and A.M. Niknejad, \u201cA 90 nm CMOS Low-Power 60 GHz Transceiver with Integrated Baseband Circuitry,\u201d IEEE J. Solid-State Circuits, vol.44, no.12, pp.3434-3447, 2009. 10.1109\/jssc.2009.2032584","DOI":"10.1109\/JSSC.2009.2032584"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J.F. Osorio, C.S. Vaucher, B. Huff, E. v. d. Heijden, and A. de Graauw, \u201cA 21.7-to-27.8GHz 2.6-degrees-rms 40mW frequency synthesizer in 45nm CMOS for mm-Wave communication applications,\u201d IEEE International Solid-State Circuits Conference, pp.278-279, San Francisco, California, USA, Feb. 2011. 10.1109\/isscc.2011.5746317","DOI":"10.1109\/ISSCC.2011.5746317"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] J.-Y. Lee, S.-H. Lee, H. Kim, and H.-K. Yu, \u201cA 28.5-32-GHz Fast Settling Multichannel PLL Synthesizer for 60-GHz WPAN Radio,\u201d IEEE Trans. Microw. Theory Techn., vol.56, no.5, pp.1234-1246, 2008. 10.1109\/tmtt.2008.920179","DOI":"10.1109\/TMTT.2008.920179"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/11\/E102.C_2019ECP5007\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,11,2]],"date-time":"2019-11-02T03:27:04Z","timestamp":1572665224000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/11\/E102.C_2019ECP5007\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,1]]},"references-count":18,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2019ecp5007","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,11,1]]}}}