{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,15]],"date-time":"2023-09-15T17:26:15Z","timestamp":1694798775728},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2019,12,1]]},"DOI":"10.1587\/transele.2019ecs6003","type":"journal-article","created":{"date-parts":[[2019,6,24]],"date-time":"2019-06-24T22:30:14Z","timestamp":1561415414000},"page":"849-852","source":"Crossref","is-referenced-by-count":1,"title":["Designing a High Performance SRAM-DRAM Hybrid Memory Architecture for Packet Buffers"],"prefix":"10.1587","volume":"E102.C","author":[{"given":"Yongwoon","family":"SONG","sequence":"first","affiliation":[{"name":"Sogang University"}]},{"given":"Dongkeon","family":"CHOI","sequence":"additional","affiliation":[{"name":"Sogang University"}]},{"given":"Hyukjun","family":"LEE","sequence":"additional","affiliation":[{"name":"Sogang University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] S. Iyer, R.R. Kompella, and N. McKeown, \u201cDesigning packet buffers for router linecards,\u201d IEEE\/ACM Trans. Networking (TON), vol.16, no.3, pp.705-717, June 2008. 10.1109\/tnet.2008.923720","DOI":"10.1109\/TNET.2008.923720"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] J. Corbal, M. Valero, M. March, J. Garcia-Vidal, and L. Cerd, \u201cA DRAM\/SRAM Memory Scheme for Fast Packet Buffers,\u201d IEEE Trans. Comput., vol.55, no.5, pp.588-602, 2006. 10.1109\/tc.2006.63","DOI":"10.1109\/TC.2006.63"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] H.-J. Lee and E.-Y. Chung, \u201cScalable QoS-aware memory controller for high-bandwidth packet memory,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.16, no.3, pp.289-301, 2008. 10.1109\/tvlsi.2007.915367","DOI":"10.1109\/TVLSI.2007.915367"},{"key":"4","unstructured":"[4] A. Mutter, A Novel Hybrid Memory Architecture for High-Speed Packet Buffers in Network Nodes, Ph.D. thesis, Institut Stuttgart, 2012."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] Z. Zhang, Z. Zhu, and X. Zhang, \u201cCached DRAM for ILP processor memory access latency reduction,\u201d IEEE Micro, vol.21, no.4, pp.22-32, July 2001. 10.1109\/40.946676","DOI":"10.1109\/40.946676"},{"key":"6","unstructured":"[6] IXIA, The Journal of Internet Test Methodologies, http:\/\/www.ixiacom.com\/sites\/default\/files\/resources\/test-plan\/agilent_journal_of_internet_test_methodologies.pdf, accessed Jan. 2018."},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] P. Rosenfeld, E. Cooper-Balis, and B. Jacob, \u201cDRAMSim2: A cycle accurate memory system simulator,\u201d Computer Architecture Letters, vol.10, no.1, pp.16-19, 2011. 10.1109\/l-ca.2011.4","DOI":"10.1109\/L-CA.2011.4"},{"key":"8","unstructured":"[8] JEDEC Solid State Technology Association, \u201cJEDEC Standard: DDR4 DRAM,\u201d http:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD79-4.pdf, accessed Jan. 2018."},{"key":"9","unstructured":"[9] Cypress Semiconductor Corp., \u201cCY7C4122KV13, CY7C4142KV13: 144-Mbit QDR-IV XP SRAM,\u201d http:\/\/origin-www.cypress.com\/documentation\/datasheets\/cy7c4122kv13-cy7c4142kv13-144-mbit-qdr-iv-xp-sram, accessed Jan. 2018."},{"key":"10","unstructured":"[10] http:\/\/www.hpl.hp.com\/techreports\/2009\/HPL-2009-85.html, accessed Jan. 2018."}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/12\/E102.C_2019ECS6003\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,12,7]],"date-time":"2019-12-07T03:30:14Z","timestamp":1575689414000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E102.C\/12\/E102.C_2019ECS6003\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,12,1]]},"references-count":10,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2019]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2019ecs6003","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,12,1]]}}}