{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,18]],"date-time":"2025-10-18T15:12:01Z","timestamp":1760800321555},"reference-count":9,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2020,5,1]]},"DOI":"10.1587\/transele.2019ecs6009","type":"journal-article","created":{"date-parts":[[2019,11,28]],"date-time":"2019-11-28T22:07:20Z","timestamp":1574978840000},"page":"274-278","source":"Crossref","is-referenced-by-count":3,"title":["A Novel Technique to Suppress Multiple-Triggering Effect in Typical DTSCRs under ESD Stress"],"prefix":"10.1587","volume":"E103.C","author":[{"given":"Lizhong","family":"ZHANG","sequence":"first","affiliation":[{"name":"Key Laboratory of Microelectronics Device and Circuits (MoE), Institute of Microelectronics, Peking University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"WANG","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Device and Circuits (MoE), Institute of Microelectronics, Peking University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yandong","family":"HE","sequence":"additional","affiliation":[{"name":"Key Laboratory of Microelectronics Device and Circuits (MoE), Institute of Microelectronics, Peking University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] M. Paul, C. Russ, B.S. Kumar, H. Gossner, and M. Shrivastava, \u201cPhysics of Current Filamentation in ggNMOS Revisited: Was Our Understanding Scientifically Complete?\u201d Proc. VLSID Symp., pp.391-394, Jan. 2017. 10.1109\/vlsid.2017.32","DOI":"10.1109\/VLSID.2017.32"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. Paul, C. Russ, B.S. Kumar, H. Gossner, and M. Shrivastava, \u201cPhysics of Current Filamentation in ggNMOS Devices Under ESD Condition Revisited,\u201d IEEE Trans. Electron Devices, vol.65, no.7, pp.2981-2989, June 2018. 10.1109\/ted.2018.2835831","DOI":"10.1109\/TED.2018.2835831"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J. Sarro, K. Chatty, R. Gauthier, and E. Rosenbaum, \u201cStudy of design factors affecting turn-on time of silicon controlled rectifiers (SCRS) in 90 and 65nm bulk CMOS technologies,\u201d Proc. IRPS Symp., pp.163-168, March 2006. 10.1109\/relphy.2006.251210","DOI":"10.1109\/RELPHY.2006.251210"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Mergens, C. Russ, K. Verhaege, et al., \u201cDiode-triggered SCR for RF-ESD protection of BiCMOS SiGe HBTs and CMOS ultra-thin gate oxides,\u201d IEEE Trans. Device Mater. Rel., vol.5, no.3, pp.532-542, Dec. 2005.","DOI":"10.1109\/TDMR.2005.853510"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] G. Lu, Y. Wang, Y. Wang, and X. Zhang, \u201cLow-Leakage ESD Power Clamp Design with Adjustable Triggering Voltage for Nanoscale Applications\u201d IEEE Trans. Electron Devices., vol.64, no.9, pp.3569-3575, Sept. 2017. 10.1109\/ted.2017.2730203","DOI":"10.1109\/TED.2017.2730203"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] G. Lu, Y. Wang, and X. Zhang, \u201cOptimization on layout strategy of gate-grounded NMOS for on-chip ESD protection in a 65-nm CMOS process,\u201d IEICE Trans Electron, vol.E99-C, no.5, pp.590-596, May 2016. 10.1587\/transele.e99.c.590","DOI":"10.1587\/transele.E99.C.590"},{"key":"7","unstructured":"[7] G. Boselli, J. Rodriguez, C. Duvvury, et al., \u201cAnalysis of ESD protection components in 65nm CMOS technology: Scaling perspective and impact on ESD design window,\u201d Proc. EOS\/ESD Symp., pp.1-10, Sept. 2005."},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] M. Miao, S. Dong, J. Wu, J. Zeng, J.J. Liou, F. Ma, H. Li, and Y. Han, \u201cMinimizing Multiple Triggering Effect in Diode-Triggered Silicon-Controlled Rectifiers for ESD Protection Applications,\u201d IEEE Electron Device Lett., vol.33, no.6, pp.893-895, June 2012. 10.1109\/led.2012.2191930","DOI":"10.1109\/LED.2012.2191930"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] L. Zhang, Y. Wang, Y. Wang, and Y. He, \u201cInsight into multiple-triggering effect in DTSCRs for ESD protection,\u201d Journal of Semiconductors, vol.38, no.7, pp.93-96, July 2017. 10.1088\/1674-4926\/38\/7\/075001","DOI":"10.1088\/1674-4926\/38\/7\/075001"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/5\/E103.C_2019ECS6009\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,7]],"date-time":"2020-05-07T06:38:03Z","timestamp":1588833483000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/5\/E103.C_2019ECS6009\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,5,1]]},"references-count":9,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2019ecs6009","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,5,1]]}}}