{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,16]],"date-time":"2026-01-16T02:03:17Z","timestamp":1768528997469,"version":"3.49.0"},"reference-count":21,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2021,7,1]]},"DOI":"10.1587\/transele.2020cdp0009","type":"journal-article","created":{"date-parts":[[2021,1,5]],"date-time":"2021-01-05T22:09:51Z","timestamp":1609884591000},"page":"338-349","source":"Crossref","is-referenced-by-count":2,"title":["Energy Efficient Approximate Storing of Image Data for MTJ Based Non-Volatile Flip-Flops and MRAM"],"prefix":"10.1587","volume":"E104.C","author":[{"given":"Yoshinori","family":"ONO","sequence":"first","affiliation":[{"name":"Graduate School of Engineering and Science, Shibaura Institute of Technology"}]},{"given":"Kimiyoshi","family":"USAMI","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, Shibaura Institute of Technology"},{"name":"Research Center for Green Innovation, Shibaura Institute of Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] L. Torres, R.M. Brum, L.V. Cargnini, and G. Sassatelli, \u201cTrends on the application of emerging nonvolatile memory to processors and programmable devices,\u201d ISCAS 2013, pp.101-104, Aug. 2013. 10.1109\/iscas.2013.6571792","DOI":"10.1109\/ISCAS.2013.6571792"},{"key":"2","unstructured":"[2] W. Zhao, E. Belhaire, and C. Chappert, \u201cSpin-MTJ based non-volatile flip-flop,\u201d IEEE Int. Conf. Nanotechnology, pp.399-402, Sept. 2007. 10.1109\/nano.2007.4601218"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] D. Apalkov, A. Khvalkovskiy, S. Watts, V. Nikitin, X. Tang, D. Lottis, K. Moon, X. Luo, E. Chen, A. Ong, A. Driskill-Smith, and M. Krounbi, \u201cSpin-transfer Torque Magnetic Random Access Memory (STT-MRAM),\u201d ACM Journal Emerg. Technol. Comput. Syst., vol.9, no.2, Article 13, May 2013. 10.1145\/2463585.2463589","DOI":"10.1145\/2463585.2463589"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] D. Chabi, W. Zhao, E. Deng, Y. Zhang, N.B. Romdhane, J.-O. Klein, and C. Chappert, \u201cUltra low power magnetic flip-flop based on checkpointing\/power gating and self-enable mechanisms,\u201d IEEE Trans. on Circ. and Sys., vol.61, no.6, pp.1755-1765, June 2014. 10.1109\/tcsi.2013.2295026","DOI":"10.1109\/TCSI.2013.2295026"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T. Na, K. Ryu, J. Kim, S.-O. Jung, J.P. Kim, and S.H. Kang, \u201cHigh-performance low-power magnetic tunnel junction based non-volatile flip-flop,\u201d ISCAS 2014, pp.1953-1956, June 2014. 10.1109\/iscas.2014.6865544","DOI":"10.1109\/ISCAS.2014.6865544"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] S. Yamamoto, Y. Shuto, and S. Sugahara, \u201cNonvolatile delay flip-flop using spin-transistor architecture with spin transfer torque MTJs for power-gating systems,\u201d Electronics Letters, vol.47, no.18, p.1027, Sept. 2011 10.1049\/el.2011.1807","DOI":"10.1049\/el.2011.1807"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] S. Mittal, \u201cA Survey of Techniques for Approximate Computing,\u201d ACM Computing Surveys, vol.48, no.4, Article 62, March 2016. 10.1145\/2893356","DOI":"10.1145\/2893356"},{"key":"8","unstructured":"[8] M.A. Breuer, \u201cMulti-media applications and imprecise computation,\u201d 8th Euromicro Conference on Digital System Design (DSD'05), pp.2-7, Sept. 2005. 10.1109\/dsd.2005.58"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. Cho, Y. Lee, Y.H. Oh, G.-C. Hwang, and J.W. Lee, \u201ceDRAM-based Tiered-Reliability Memory with applications to low-power frame buffers,\u201d ISLPED 2014, pp.333-338, Aug. 2014. 10.1145\/2627369.2627626","DOI":"10.1145\/2627369.2627626"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Ganapathy, G. Karakonstantis, A. Teman, and A. Burg, \u201cMitigating the impact of faults in unreliable memories for error-resilient applications,\u201d DAC 2015, pp.1-6, June 2015. 10.1145\/2744769.2744871","DOI":"10.1145\/2744769.2744871"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] A. Ranjan, S. Venkataramani, X. Fong, K. Roy, and A. Raghunathan, \u201cApproximate storage for energy efficient spintronic memories,\u201d DAC 2015, pp.1-6, June 2015. 10.1145\/2744769.2744799","DOI":"10.1145\/2744769.2744799"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. Usami, J. Akaike, S. Akiba, M. Kudo, H. Amano, T. Ikezoe, K. Hiraga, Y. Shuto, and K. Yagami, \u201cEnergy Efficient Write Verify and Retry Scheme for MTJ Based Flip-Flop and Application,\u201d IEEE NVMSA 2018, pp.91-98, Aug. 2018. 10.1109\/nvmsa.2018.00023","DOI":"10.1109\/NVMSA.2018.00023"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] M. Kudo and K. Usami, \u201cNonvolatile power gating with MTJ based nonvolatile flip-flops for a microprocessor,\u201d IEEE NVMSA 2017, pp.1-6, Oct. 2017. 10.1109\/nvmsa.2017.8064472","DOI":"10.1109\/NVMSA.2017.8064472"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] Y. Zhang, W. Zhao, G. Prenat, T. Devolder, J.-O. Klein, C. Chappert, B. Dieny, and D. Ravelosona, \u201cElectrical modeling of stochastic spin transfer torque writing in magnetic tunnel junctions for memory and logic applications,\u201d IEEE Trans. Magn., vol.49, no.7, pp.4375-4378, July 2013. 10.1109\/tmag.2013.2242257","DOI":"10.1109\/TMAG.2013.2242257"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] R. De Rose, M. Lanuzza, F. Crupi, G. Siracusano, R. Tomasello, G. Finocchio, M. Carpentieri, and M. Alioto, \u201cA variation-aware timing modeling approach for write operation in hybrid CMOS\/STT-MTJ circuits,\u201d IEEE Trans. Circ. and Sys., vol.65, no.3, pp.1086-1095, 2018. 10.1109\/tcsi.2017.2762431","DOI":"10.1109\/TCSI.2017.2762431"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] A.F. Vincent, N. Locatelli, J.-O. Klein, W.S. Zhao, S. Galdin-Retailleau, and D. Querlioz, \u201cAnalytical macrospin modeling of the stochastic switching time of spin-transfer torque devices,\u201d IEEE Trans. Electron Devices, vol.62, no.1, pp.164-170, 2014. 10.1109\/ted.2014.2372475","DOI":"10.1109\/TED.2014.2372475"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Ono and K. Usami, \u201cEnergy Efficient Approximate Storing of Image Data for MTJ Based Non-volatile Memory,\u201d IEEE NVMSA 2020, pp.1-6, Aug. 2020, (Accepted). 10.1109\/nvmsa51238.2020.9188231","DOI":"10.1109\/NVMSA51238.2020.9188231"},{"key":"18","unstructured":"[18] M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, H. Nagao, and H. Kano, \u201cA novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram,\u201d IEEE IEDM Technical Digest., pp.459-462, Dec. 2005. 10.1109\/iedm.2005.1609379"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] K. Usami, S. Akiba, H. Amano, T. Ikezoe, K. Hiraga, K. Suzuki, and Y. Kanda, \u201cNon-Volatile Coarse Grained Reconfigurable Array Enabling Two-step Store Control for Energy Minimization,\u201d IEEE COOL Chips 23, pp.1-3, April 2020. 10.1109\/coolchips49199.2020.9097630","DOI":"10.1109\/COOLCHIPS49199.2020.9097630"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] Z. Wang, A.C. Bovik, H.R. Sheikh, and E.P. Simoncelli, \u201cImage quality assessment: from error visibility to structural similarity,\u201d IEEE Trans. Image Proc., vol.13, no.4, pp.600-612, April 2004. 10.1109\/tip.2003.819861","DOI":"10.1109\/TIP.2003.819861"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] A. Rahimi, A. Ghofrani, K.-T. Cheng, L. Benini, and R.K. Gupta, \u201cApproximate associative memristive memory for energy-efficient GPUs,\u201d Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.1497-1502, March 2015. 10.7873\/date.2015.0579","DOI":"10.7873\/DATE.2015.0579"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E104.C\/7\/E104.C_2020CDP0009\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T04:38:51Z","timestamp":1715143131000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E104.C\/7\/E104.C_2020CDP0009\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,7,1]]},"references-count":21,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2020cdp0009","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,7,1]]},"article-number":"2020CDP0009"}}