{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:07:48Z","timestamp":1776528468123,"version":"3.51.2"},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2021,10,1]]},"DOI":"10.1587\/transele.2020ctp0004","type":"journal-article","created":{"date-parts":[[2021,4,19]],"date-time":"2021-04-19T22:16:06Z","timestamp":1618870566000},"page":"625-634","source":"Crossref","is-referenced-by-count":3,"title":["A Noise-Canceling Charge Pump for Area Efficient PLL Design"],"prefix":"10.1587","volume":"E104.C","author":[{"given":"Go","family":"URAKAWA","sequence":"first","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"KOBAYASHI","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"DEGUCHI","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryuichi","family":"FUJIMOTO","sequence":"additional","affiliation":[{"name":"Kioxia Corporation"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[2] F. Song, Y. Zhao, B. Wu, L. Tang, L. Lin, and B. Razavi, \u201cA Fractional-N Synthesizer with 110fsrms Jitter and a Reference Quadrupler for Wideband 802.11ax,\u201d IEEE ISSCC, pp.264-265, May 2019. 10.1109\/isscc.2019.8662488","DOI":"10.1109\/ISSCC.2019.8662488"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[3] S. Kawai, R. Ito, K. Nakata, Y. Shimizu, M. Nagata, T. Takeuchi, H. Kobayashi, K. Ikeuchi, T. Kato, Y. Hagiwara, Y. Fujimura, K. Yoshioka, S. Saigusa, H. Yoshida, M. Arai, T. Yamagishi, H.Kajihara, K. Horiuchi, H. Yamada, T. Suzuki, Y. Ando, K.Nakanishi, K. Ban, M. Sekiya, Y. Egashira, T. Aoki, K. Onizuka, and T. Mitomo, \u201cAn 802.11ax 4 x 4 High-Efficiency WLAN AP Transceiver SoC Supporting 1024-QAM with Frequency-Dependent IQ Calibration and Integrated Interference Analyzer,\u201d IEEE J. Solid-State Circuits, vol.53, no.12, pp.3688-3699, Dec. 2018. 10.1109\/jssc.2018.2877168","DOI":"10.1109\/JSSC.2018.2877168"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[4] G. Vlachogiannakis, C. Basetas, G. Tsirimoku, C. Vassou, K.Vastarouchas, A. Georgiadou, I. Sotiriou, T. Korfiati, and S.Sgourenas, \u201cA Self-Calibrated Fractional-N PLL for WiFi 6\/802.11ax in 28nm FDSOI CMOS,\u201d IEEE ESSCIRC, Sept. 2019. 10.1109\/esscirc.2019.8902919","DOI":"10.1109\/ESSCIRC.2019.8902919"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[5] V. Aggarwal and S. Aniruddhan, \u201cA 27-29GHz Integer-N PLL with Quadrature phases for 5G applications,\u201d IEEE MTT-S, Aug. 2019. 10.1109\/imc-5g47857.2019.9160374","DOI":"10.1109\/IMC-5G47857.2019.9160374"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[6] W. El-Halwagy, A. Nag, P. Hisayasu, F. Aryanfar, P. Mousavi, and M. Hossain, \u201cA 28-GHz Quadrature Fractional-N Frequency Synthesizer for 5G Transceivers with less than 100-fs jitter based on cascaded PLL architecture,\u201d IEEE Trans. Microw. Theory Techn., vol.65, no.2, pp.396-413, Feb. 2017. 10.1109\/tmtt.2016.2647698","DOI":"10.1109\/TMTT.2016.2647698"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[7] S. Kim, B. Han, M. Cho, S. Oh, J. Lee, and T.-B. Cho, \u201cA 14nm FinFET Sub-Picosecond Jitter Fractional-N Ring PLL for 5G Wireless Communication,\u201d IEEE RFIC, June 2018. 10.1109\/rfic.2018.8429027","DOI":"10.1109\/RFIC.2018.8429027"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[8] W. Wu, C.-W. Yao, K. Godbole, R. Ni, P.-Y. Chiang, Y. Han, Y. Zuo, A. Verma, I.S.-C. Lu, S.W. Son, and T.B. Cho, \u201cA 28-nm 75-fs<sub>rms<\/sub> Analog Fractional-N Sampling PLL with a Highly Linear DTC Incorporating Background DTC Gain Calibration and Reference Clock Duty Cycle Correction,\u201d IEEE J. Solid-State Circuits, vol.54, no.5, pp.1254-1265, May 2019. 10.1109\/jssc.2019.2899726","DOI":"10.1109\/JSSC.2019.2899726"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[9] Z. Berber, S. Kameche, and E. Benkhelifa, \u201cDesign of integer-N PLL frequency synthesizer for E-band frequency for high phase noise performance in 5G communication systems,\u201d IET Networks, vol.9, no.1, pp.23-28, Jan. 2020. 10.1049\/iet-net.2018.5245","DOI":"10.1049\/iet-net.2018.5245"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[10] Z. Brezovic and V. Kudjak, \u201cPLL phase-noise modeling by PC,\u201d IEEE International Conference Radoelektronika, April 2009. 10.1109\/radioelek.2009.5158734","DOI":"10.1109\/RADIOELEK.2009.5158734"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[11] C. Hangmann, C. Hedayat, and U. Hilleringmann, \u201cModeling and characterization of CP-PLL phase noise in presence of dead zone,\u201d IEEE International New Circuits and Systems Conference, pp.349-352, June 2014.","DOI":"10.1109\/NEWCAS.2014.6934054"},{"key":"11","unstructured":"[12] B. Razavi, RF Microelectronics 2nd edition, pp.611-646, published by Prentice Hall, Sept. 2011."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[13] J. Vovnoboy, R. Levinger, and D. Elad, \u201cCharge pump architecture with reduced medium and high frequency noise,\u201d IEEE COMCAS, Nov. 2015. 10.1109\/comcas.2015.7360441","DOI":"10.1109\/COMCAS.2015.7360441"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[14] F. Herzel, S.A. Osmany, and J.C. Scheytt, \u201cAnalytical Phase-Noise Modeling and Charge Pump Optimization for Fractional-N PLLs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.57, no.8, pp.1914-1924, Aug. 2010. 10.1109\/tcsi.2009.2039832","DOI":"10.1109\/TCSI.2009.2039832"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[15] S. Levantino, G. Marzin, C. Samori, and A.L. Lacaita, \u201cA Wideband Fractional-N PLL with Suppressed Charge-Pump Noise and Automatic Loop Filter Calibration,\u201d IEEE J. Solid-State Circuits, vol.48, no.10, pp.2419-2429, Oct. 2013. 10.1109\/jssc.2013.2273836","DOI":"10.1109\/JSSC.2013.2273836"},{"key":"15","unstructured":"[16] D. Banerjee, \u201cPLL performance, simulation, and design,\u201d National Semiconductor Corporation, 1998. http:\/\/cc.ee.nchu.edu.tw\/~aiclab\/public_htm\/PLL\/Books\/1998Banerjee.pdf"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[17] C.-T. Ko, T.-K. Kuan, R.-P. Shen, and C.-H. Chang, \u201cA 7-nm FinFET CMOS PLL With 388-fs Jitter and-80-dBc Reference Spur Featuring a Track-and-Hold Charge Pump and Automatic Loop Gain Control,\u201d IEEE J. Solid-State Circuits, vol.55, no.4, pp.1043-1050, April 2020. 10.1109\/jssc.2019.2959735","DOI":"10.1109\/JSSC.2019.2959735"},{"key":"17","unstructured":"[18] F.-L. Hsueh, Y.-C. Peng, C.-H. Chen, T.-J. Yeh, H.-H. Hsieh, C.-H. Chang, S.-L. Liu, M.-C. Chuang, and M. Chen, \u201cAnalog\/RF wonderland: Circuit and technology co-optimization in advanced finFET technology,\u201d IEEE Symposium on VLSI Technology, 2016. 10.1109\/vlsit.2016.7573399"},{"key":"18","unstructured":"[19] H.-M. Chien, T.-H. Lin, B. Ibrahim, L. Zhang, M. Rofougaran, A. Rofougaran, and W.J. Kaiser, \u201cA 4GHz fractional-N synthesizer for IEEE802.11a,\u201d IEEE VLSI, pp.46-49, June 2004. 10.1109\/vlsic.2004.1346498"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[20] H. Mo, G. Hu, and M.P. Kennedy, \u201cComparison of Analytical Predictions of the Noise Floor due to Static Charge Pump Mismatch in Fractional-N Frequency Synthesizers,\u201d IEEE ISCAS, May 2016. 10.1109\/iscas.2016.7539077","DOI":"10.1109\/ISCAS.2016.7539077"},{"key":"20","unstructured":"[21] C.-L. Ti, Y.-H. Liu, and T.-H. Lin, \u201cA 2.4-GHz Fractional-N PLL with a PFD\/CP Linearization and an Improved CP Circuit,\u201d IEEE International Symposium on Circuits and Systems, May 2008. 10.1109\/iscas.2008.4541771"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[22] P.-E. Su and S. Pamarti, \u201cFractional-N Phase-Locked-Loop-Based Frequency Synthesis: A Tutorial,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.56, no.12, pp.881-885, Dec. 2009. 10.1109\/tcsii.2009.2035258","DOI":"10.1109\/TCSII.2009.2035258"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[23] D. Gaied and E. Hegazi, \u201cCharge-Pump Folded Noise Cancelation in Fractional-N Phase-Locked Loops,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.61, no.6, pp.378-382, April 2014. 10.1109\/tcsii.2014.2319691","DOI":"10.1109\/TCSII.2014.2319691"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[24] B. Razavi, \u201cAn Alternative Analysis of Noise Folding in Fractional-N Synthesizers,\u201d IEEE ISCAS, May 2018. 10.1109\/iscas.2018.8351539","DOI":"10.1109\/ISCAS.2018.8351539"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[25] M.P. Kenedy, G. Hu, and V.S. Sadeghi, \u201cObservations Concerning Noise Floor and Spurs Caused by Static Charge Pump Mismatch in Fractional-N Frequency Synthesizers,\u201d ISSC 2014\/CIICT 2014, June 2014. 10.1049\/cp.2014.0653","DOI":"10.1049\/cp.2014.0653"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[26] V.S. Sadeghi, H.M. Naimi, and M.P. Kennedy, \u201cThe Role of Charge Pump Mismatch in the Generation of Integer Boundary Spurs in Fractional-N Frequency Synthesizers: Why Worse Can Be Better,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.60, no.2, pp.862-866, Dec. 2013. 10.1109\/tcsii.2013.2285968","DOI":"10.1109\/TCSII.2013.2285968"},{"key":"26","unstructured":"[27] Z. Tang, X. Wan, M. Wang, and J. Liu, \u201cA 50-to-930MHz Quadrature-Output Fractional-N Frequency Synthesizer with 770-to-1860MHz Single-Inductor LC-VCO and Without Noise Folding Effect for Multistandard DTV Tuners,\u201d IEEE ISSCC, pp.358-359, Feb. 2013. 10.1109\/isscc.2013.6487769"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[28] E. Temporiti, G. Albasini, I. Bietti, R. Castello, and M. Colombo, \u201cA 700-kHz Bandwidth \u03a3\u0394 Fractional Synthesizer with Spurs Compensation and Linearization Techniques for WCDMA Applications,\u201d IEEE J. Solid-State Circuits, vol.39, no.9, pp.1446-1454, Sept. 2004. 10.1109\/jssc.2004.831598","DOI":"10.1109\/JSSC.2004.831598"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[29] N. Hou and Z. Li, \u201cDesign of high performance CMOS charge pump for phase-locked loops synthesizer,\u201d IEEE APCC, Oct. 2009. 10.1109\/apcc.2009.5375655","DOI":"10.1109\/APCC.2009.5375655"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[30] H. Shao, K. Lin, B. Wang, C. Chen, F. Gao, F. Huang, and X. Wang, \u201cA High-Performance Charge Pump with Improved Static and Dynamic Matching Characteristic,\u201d IEEE ASICON, Nov. 2015. 10.1109\/asicon.2015.7517058","DOI":"10.1109\/ASICON.2015.7517058"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[31] G. Urakawa, H. Kobayashi, J. Deguchi, and R. Fujimoto, \u201cA Noise-Canceling Charge Pump for Area Efficient PLL Design,\u201d IEEE RFIT, Sept. 2020. 10.1109\/rfit49453.2020.9226191","DOI":"10.1109\/RFIT49453.2020.9226191"},{"key":"31","unstructured":"[32] M.S.-W. Chen, \u201cDigital Fractional-N Phase-Locked-Loop Design,\u201d IEEE ISSCC, Tutorial6, Feb. 2020."},{"key":"32","doi-asserted-by":"publisher","unstructured":"[33] M.S.-W. Chen, D. Su, and S. Mehta, \u201cA calibration-free 800MHz fractional-N digital PLL with embedded TDC,\u201d IEEE JSSC, vol.45, no.12, pp.2819-2827, Dec. 2010. 10.1109\/jssc.2010.2074950","DOI":"10.1109\/JSSC.2010.2074950"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E104.C\/10\/E104.C_2020CTP0004\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,2]],"date-time":"2021-10-02T03:51:28Z","timestamp":1633146688000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E104.C\/10\/E104.C_2020CTP0004\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,10,1]]},"references-count":32,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2020ctp0004","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,10,1]]},"article-number":"2020CTP0004"}}