{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T00:13:36Z","timestamp":1715213616838},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2021,8,1]]},"DOI":"10.1587\/transele.2020ecp5042","type":"journal-article","created":{"date-parts":[[2021,1,14]],"date-time":"2021-01-14T22:09:33Z","timestamp":1610662173000},"page":"379-385","source":"Crossref","is-referenced-by-count":0,"title":["Design and Investigation of Silicon Gate-All-Around Junctionless Field-Effect Transistor Using a Step Thickness Gate Oxide"],"prefix":"10.1587","volume":"E104.C","author":[{"given":"Wenlun","family":"ZHANG","sequence":"first","affiliation":[{"name":"University of London (LSE)"},{"name":"University of Colorado Boulder"},{"name":"Micron Technology, Inc."}]},{"given":"Baokang","family":"WANG","sequence":"additional","affiliation":[{"name":"Micron Technology, Inc."}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R.H. Dennard, F.H. Gaensslen, H.-N. Yu, V.L. Rideout, E. Bassours, and A.R. Leblanc, \u201cDesign of Ion-Implanted MOSFET&apos;s with Very Small Physical Dimensions,\u201d IEEE Trans. Solid-State Circuits, vol.9, no.5, pp.256-268, 1974. 10.1109\/jssc.1974.1050511","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] S. Furukawa, H. Matsumura, and H. Ishiwara, \u201cTheoretical Considerations on Lateral Spread of Implanted Ions,\u201d Jpn. J. Appl. Phys., vol.11, no.2, pp.134-142, 1972. 10.1143\/jjap.11.134","DOI":"10.1143\/JJAP.11.134"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] A. Chaudhry and M.J. Kumar, \u201cControlling Short-Channel Effects in Deep-Submicron SOI MOSFETs for Improved Reliability,\u201d IEEE Trans. Device Mater. Reliab., vol.4, no.1, pp.99-109, 2004. 10.1109\/tdmr.2004.824359","DOI":"10.1109\/TDMR.2004.824359"},{"key":"4","unstructured":"[4] International Roadmap for Devices and Systems (IRDS) 2018 Ed., IEEE, 2018."},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] K.J. Kuhu, \u201cConsiderations for Ultimate CMOS Scaling,\u201d IEEE Trans. Electron Devices, vol.59, no.7, pp.1813-1828, 2012. 10.1109\/ted.2012.2193129","DOI":"10.1109\/TED.2012.2193129"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] P. Mondal, B. Ghosh, and P. Bal, \u201cPlanar junctionless transistor with non-uniform channel doping,\u201d Appl. Phys. Lett., vol.102, no.13, p.133505, 2013. 10.1063\/1.4801443","DOI":"10.1063\/1.4801443"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] S. Gundapaneni, S. Ganguly, and A. Kottantharayil, \u201cBulk Planar Junctionless Transistor (BPJLT): An Attractive Device Alternative for Scaling,\u201d IEEE Electron Device Lett., vol.32, no.3, pp.261-263, 2011. 10.1109\/led.2010.2099204","DOI":"10.1109\/LED.2010.2099204"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] C. Sahu and J. Singh, \u201cCharge-Plasma Based Process Variation Immune Junctionless Transistor,\u201d IEEE Electron Device Lett., vol.35, no.3, pp.411-413, 2014. 10.1109\/led.2013.2297451","DOI":"10.1109\/LED.2013.2297451"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] S. Gundapaneni, S. Ganguly, and A. Kottantharayil, \u201cEnhanced Electrostatic Integrity of Short-Channel Junctionless Transistor With High-\u03ba Spacers,\u201d IEEE Electron Device Lett., vol.32, no.10, pp.1325-1327, 2011. 10.1109\/led.2011.2162309","DOI":"10.1109\/LED.2011.2162309"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J.-P. Colinge, C.-W. Lee, A. Afzalian, N.D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O&apos;Neill, A. Blake, M. White, A.-M. Kelleher, B. McCarthy, and R. Murphy, \u201cNanowire transistors without junctions,\u201d Nat. Nanotechnol., vol.5, no.3, pp.225-229, 2010. 10.1038\/nnano.2010.15","DOI":"10.1038\/nnano.2010.15"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] S. Gundapaneni, M. Bajaj, R.K. Pandey, K.V.R.M. Murali, S. Ganguly, and A. Kottantharayil, \u201cEffect of Band-to-Band Tunneling on Junctionless Transistors,\u201d IEEE Trans. Electron Devices, vol.59, no.4, pp.1023-1029, 2012. 10.1109\/ted.2012.2185800","DOI":"10.1109\/TED.2012.2185800"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Sahay and M.J. Kumar, \u201cNanotube Junctionless FET: Proposal, Design, and Investigation,\u201d IEEE Trans. Electron Devices, vol.64, no.4, pp.1851-1856, 2017. 10.1109\/ted.2017.2672203","DOI":"10.1109\/TED.2017.2672203"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] S. Sahay and M.J. Kumar, \u201cControlling L-BTBT and Volume Depletion in Nanowire JLFET Using Core-Shell Architecture,\u201d IEEE Trans. Electron Devices, vol.63, no.9, pp.3790-3794, 2016. 10.1109\/ted.2016.2591588","DOI":"10.1109\/TED.2016.2591588"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] B. Ghosh, P. Mondal, M.W. Akram, P. Bal, and A.K. Salimath,\u201cHetero-gate-dielectric double gate junctionless transistor (HGJLT) with reduced band-to-band tunnelling effects in subthreshold regime,\u201d J. Semicond., vol.35, no.6, p.064001, 2014. 10.1088\/1674-4926\/35\/6\/064001","DOI":"10.1088\/1674-4926\/35\/6\/064001"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] R.K. Baruah, and R.P. Paily, \u201cA Dual-Material Gate Junctionless Transistor With High-<i>k<\/i> Spacer for Enhanced Analog Performance,\u201d IEEE Trans. Electron Devices, vol.61, no.1, pp.123-128, 2014. 10.1109\/ted.2013.2292852","DOI":"10.1109\/TED.2013.2292852"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] S. Sahay and M.J. Kumar, \u201cInsight into Lateral Band-to-Band-Tunneling in Nanowire Junctionless FETs,\u201d IEEE Trans. Electron Devices, vol.63, no.10, pp.4138-4142, 2016. 10.1109\/ted.2016.2601239","DOI":"10.1109\/TED.2016.2601239"},{"key":"17","unstructured":"[17] Sentaurus TCAD, Synopsys, \u201cSentaurus Device User Guide,\u201d Version K-2015.06, 2013."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] Y. Guerfi and G. Larrieu, \u201cVertical Silicon Nanowire Field Effect Transistors with Nanoscale Gate-All-Around,\u201d Nanoscale Res. Lett., vol.11, no.1, p.210, 2016. 10.1186\/s11671-016-1396-7","DOI":"10.1186\/s11671-016-1396-7"},{"key":"19","unstructured":"[19] F. Li, S.P. Mudanai, Y.-Y. Fan, L.F. Register, and S.K. Banerjee, \u201cCompact Model of MOSFET Electron Tunneling Current Through Ultra-thin SiO<sub>2<\/sub> and High-k Gate Stacks,\u201d Proc. Device Research Conf., Salt Lake City, UT, USA, pp.47-48, 2003. 10.1109\/drc.2003.1226865"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] J.G. Fossum, R.P. Mertens, D.S. Lee, and J.F. Nijs, \u201cCarrier recombination and lifetime in highly doped silicon,\u201d Solid-State Electron., vol.26, no.6, pp.569-576, 1983. 10.1016\/0038-1101(83)90173-9","DOI":"10.1016\/0038-1101(83)90173-9"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] J. Fan, M. Li, X. Xu, Y. Yang, H. Xuan, and R. Huang, \u201cInsight Into Gate-Induced Drain Leakage in Silicon Nanowire Transistors,\u201d IEEE Trans. Electron Devices; vol.62, no.1, pp.213-219, 2015. 10.1109\/ted.2014.2371916","DOI":"10.1109\/TED.2014.2371916"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Fan, M. Li, X. Xu, and R. Huang, \u201cNew Observation on Gate-Induced Drain Leakage in Silicon Nanowire Transistors with Epi-Free CMOS Compatible Technology on SOI substrate,\u201d Proc. IEEE SOI-3D-Subthreshold Microelectron. Technol. Unified Conf. (S3S), 1, 2013. 10.1109\/s3s.2013.6716583","DOI":"10.1109\/S3S.2013.6716583"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] S. Sahay and M.J. Kumar, Junctionless Field-Effect Transistors, 1st ed., WILEY-IEEE Press, 2019.","DOI":"10.1002\/9781119523543"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] S. Sahay and M.J. Kumar, \u201cPhysical Insights Into the Nature of Gate-Induced Drain Leakage in Ultrashort Channel Nanowire FETs,\u201d IEEE Trans. Electron Devices, vol.64, no.6, pp.2604-2610, 2017. 10.1109\/ted.2017.2688134","DOI":"10.1109\/TED.2017.2688134"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] J. Hur, B.-H. Lee, M.-H. Kang, D.-C. Ahn, T. Bang, S.-B. Jeon, and Y.-K. Choi, \u201cComprehensive Analysis of Gate-Induced Drain Leakage in Vertically Stacked Nanonwire FETs: Inversion-Mode Versus Junctionless Mode,\u201d IEEE Electron Device Lett., vol.37, no.5, pp.541-544, 2016. 10.1109\/led.2016.2540645","DOI":"10.1109\/LED.2016.2540645"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] H. Lou, L. Zhang, Y. Zhu, X. Lin, S. Yang, J. He, and M. Chan, \u201cA Junctionless Nanowire Transistor With a Dual-Material Gate,\u201d IEEE Trans. Electron Devices, vol.59, no.7, pp.1829-1836, 2012. 10.1109\/ted.2012.2192499","DOI":"10.1109\/TED.2012.2192499"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] B. Lakshmi and R. Srinivasan, \u201cPerformance Analysis of Dual Metal Gate Work Function in Junctionless Transistors,\u201d J. Computational and Theoretical Nanoscience, vol.10, no.6, pp.1-5, 2013. 10.1166\/jctn.2013.2855","DOI":"10.1166\/jctn.2013.2855"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] S. Sahay and M.J. Kumar, \u201cDiameter Dependence of Leakage Current in Nanowire Junctionless Field Effect Transistors,\u201d IEEE Trans. Electron Devices, vol.64, no.3, pp.1330-1335, 2017. 10.1109\/ted.2016.2645640","DOI":"10.1109\/TED.2016.2645640"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] K. Fukuda, N. Nogami, S. Kunisada, and Y. Miyamoto, \u201cCircuit speed oriented device design scheme for GaAsSb\/InGaAs double-gate hetero-junction tunnel FETs,\u201d Jpn. J. Appl. Phys., vol.59, p.SGGA06, 2020. 10.7567\/1347-4065\/ab6569","DOI":"10.7567\/1347-4065\/ab6569"},{"key":"30","unstructured":"[30] R.J. Baker, CMOS: Circuit Design, Layout, and Simulation, 4th ed., WILEY-IEEE Press, 2019."},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] F. Jazaeri and J.-M. Sallese, \u201cModeling Nanowire and Double-Gate Junctionless Field-Effect Transistors,\u201d Cambridge University Press, 1<sup>st<\/sup> ed., 2018. 10.1017\/9781316676899","DOI":"10.1017\/9781316676899"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E104.C\/8\/E104.C_2020ECP5042\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,8]],"date-time":"2024-05-08T04:38:55Z","timestamp":1715143135000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E104.C\/8\/E104.C_2020ECP5042\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,1]]},"references-count":31,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2020ecp5042","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,8,1]]},"article-number":"2020ECP5042"}}