{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T01:36:31Z","timestamp":1755999391904},"reference-count":21,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2020,10,1]]},"DOI":"10.1587\/transele.2020ecs6005","type":"journal-article","created":{"date-parts":[[2020,4,12]],"date-time":"2020-04-12T22:04:11Z","timestamp":1586729051000},"page":"547-549","source":"Crossref","is-referenced-by-count":1,"title":["Rapid Single-Flux-Quantum NOR Logic Gate Realized through the Use of Toggle Storage Loop"],"prefix":"10.1587","volume":"E103.C","author":[{"given":"Yoshinao","family":"MIZUGAKI","sequence":"first","affiliation":[{"name":"The University of Electro-Communications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Koki","family":"YAMAZAKI","sequence":"additional","affiliation":[{"name":"The University of Electro-Communications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"SHIMADA","sequence":"additional","affiliation":[{"name":"The University of Electro-Communications"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K.K. Likharev and V.K. Semenov, \u201cRSFQ logic\/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems,\u201d IEEE Trans. Appl. Supercond., vol.1, no.1, pp.3-28, March 1991. DOI: 10.1109\/77.80745 10.1109\/77.80745","DOI":"10.1109\/77.80745"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K. Nakajima, H. Mizusawa, H. Sugahara, and Y. Sawada, \u201cPhase mode Josephson computer system,\u201d IEEE Trans. Appl. Supercond., vol.1, no.1, pp.29-36, March 1991. DOI: 10.1109\/77.80746 10.1109\/77.80746","DOI":"10.1109\/77.80746"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M. Hosoya, W. Hioe, J. Casas, R. Kamikawai, Y. Harada, Y. Wada, H. Nakane, R. Suda, and E. Goto, \u201cQuantum flux parametron: A single quantum flux device for Josephson supercomputer,\u201d IEEE Trans. Appl. Supercond., vol.1, no.1, pp.77-89, March 1991. DOI: 10.1109\/77.84613 10.1109\/77.84613","DOI":"10.1109\/77.84613"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Dorojevets, P. Bunyk, and D. Zinoviev \u201cFLUX chip: Design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-\u00b5m LTS technology,\u201d IEEE Trans. Appl. Superconduct., vol.11, no.1, pp.326-332, March 2001. DOI: 10.1109\/77.919349 10.1109\/77.919349","DOI":"10.1109\/77.919349"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. Tanaka, F. Matsuzaki, T. Kondo, N. Nakajima,Y. Yamanashi, A. Fujimaki, H. Hayakawa, N.Yoshikawa, H. Terai, and S. Yorozu, \u201cA single-flux-quantum logic prototype microprocessor,\u201d Int. Solid-State Circuit Conf. Dig. Tech. Papers, San Francisco, USA, 298, Feb. 2004. DOI: 10.1109\/ISSCC.2004.1332714 10.1109\/ISSCC.2004.1332714","DOI":"10.1109\/ISSCC.2004.1332714"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] H. Hayakawa, N. Yoshikawa, S. Yorozu, and A. Fujimaki, \u201cSuperconducting digital electronics,\u201d Proc. IEEE, vol.92, no.10, pp.1549-1563, Oct. 2004. DOI: 10.1109\/JPROC.2004.833658 10.1109\/JPROC.2004.833658","DOI":"10.1109\/JPROC.2004.833658"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] O.A. Mukhanov, D. Gupta, A.M. Kadin, and V.K. Semenov, \u201cSuperconductor analog-to-digital converters,\u201d Proc. IEEE, vol.92, no.10, pp.1564-1584, Oct. 2004. DOI: 10.1109\/JPROC.2004.833660 10.1109\/JPROC.2004.833660","DOI":"10.1109\/JPROC.2004.833660"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] K.K. Likharev, \u201cSuperconductor digital electronics,\u201d Physica C, vol.482, pp.6-18, Nov. 2012. DOI: 10.1016\/j.physc.2012.05.016 10.1016\/j.physc.2012.05.016","DOI":"10.1016\/j.physc.2012.05.016"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] A. Fujimaki, M. Tanaka, R. Kasagi, K. Takagi, M. Okada, Y. Hayakawa, K. Takata, H. Akaike, N. Yoshikawa, S. Nagasawa, K. Takagi, and N. Takagi, \u201cLarge-scale integrated circuit design based on a Nb nine-layer structure for reconfigurable data-path processors,\u201d IEICE Trans. Electron., vol.E97-C, no.3, pp.157-165, March 2014. DOI: 10.1587\/transele.E97.C.157 10.1587\/transele.E97.C.157","DOI":"10.1587\/transele.E97.C.157"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] N. Takeuchi, Y. Yamanashi, and N. Yoshikawa, \u201cAdiabatic quantum-flux-parametron cell library adopting minimalist design,\u201d J. Appl. Phys., vol.117, no.17, 173912, May 2015. DOI: 10.1063\/ 1.4919838 10.1063\/1.4919838","DOI":"10.1063\/1.4919838"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Y. Ando, R. Sato, M. Tanaka, K. Takagi, N. Takagi, and A. Fujimaki, \u201cDesign and demonstration of an 8-bit bit-serial RSFQ microprocessor: CORE e4,\u201d IEEE Trans. Appl. Supercond., vol.26, no.5, 1301205, Aug. 2016. DOI: 10.1109\/TASC.2016.2565609 10.1109\/TASC.2016.2565609","DOI":"10.1109\/TASC.2016.2565609"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] R. Sato, Y. Hatanaka, Y. Ando, M. Tanaka, A. Fujimaki, K. Takagi, and N. Takagi, \u201cHigh-speed operation of random-access-memory-embedded microprocessor with minimal instruction set architecture based on rapid single-flux-quantum logic,\u201d IEEE Trans. Appl. Supercond., vol.27, no.4, 1300505, June 2017. DOI: 10.1109\/TASC. 2016.2642049 10.1109\/TASC.2016.2642049","DOI":"10.1109\/TASC.2016.2642049"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] K. Yamazaki, H. Shimada, and Y. Mizugaki, \u201cDesign and error-rate evaluation of RSFQ logic gates comprising a toggle storage loop,\u201d J. Phys.: Conf. Ser., vol.1590, 012042, July 2020. DOI: 10.1088\/ 1742-6596\/1590\/1\/012042 10.1088\/1742-6596\/1590\/1\/012042","DOI":"10.1088\/1742-6596\/1590\/1\/012042"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S. Yorozu, Y. Kameda, H. Terai, A. Fujimaki, T. Yamada, and S. Tahara, \u201cA single flux quantum standard log cell library,\u201d Physica C, vol.378-381, pp.1471-1474, Oct. 2002. DOI: 10.1016\/S0921-4534(02)01759-8 10.1016\/S0921-4534(02)01759-8","DOI":"10.1016\/S0921-4534(02)01759-8"},{"key":"15","unstructured":"[15] Stony Brook University New York RSFQ Cell Library http:\/\/www.physics.sunysb.edu\/Physics\/RSFQ\/Lib\/index.html"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] R.S. Bakolo and C.J. Fourie, \u201cNew implementation of RSFQ superconductive digital gates,\u201d SAIEE Africa Research Journal, vol.104, no.3, pp.90-96, Sept. 2013. DOI: 10.23919\/SAIEE.2013.8531846 10.23919\/SAIEE.2013.8531846","DOI":"10.23919\/SAIEE.2013.8531846"},{"key":"17","unstructured":"[17] E.S. Fang and T. Van Duzer, \u201cA Josephson integrated circuit simulator (JSIM) for superconductive electronics application,\u201d Int. Supercond. Electron. Conf. Tokyo, Japan, pp.407-410, 1989."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] N. Mori, A. Akahori, T. Sato, N. Takeuchi, A. Fujimaki, and H. Hayakawa, \u201cA new optimization procedure for single flux quantum circuits,\u201d Physica C, vol.357-360, pp.1557-1560, Aug. 2001. DOI: 10.1016\/S0921-4534(01)00547-0 10.1016\/S0921-4534(01)00547-0","DOI":"10.1016\/S0921-4534(01)00547-0"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] H. Myoren, Y. Wakimizu, and S. Takada, \u201cDesign of single-flux-quantum universal gates with a wide operating margin,\u201d Supercond. Sci. & Technol., vol.16, no.12, pp.1447-1451, Nov. 2003. DOI: 10.1088\/0953-2048\/16\/12\/028 10.1088\/0953-2048\/16\/12\/028","DOI":"10.1088\/0953-2048\/16\/12\/028"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] C.J. Fourie and W.J. Perold, \u201cSimulated inductance variations in RSFQ circuit structures,\u201d IEEE Trans. Appl. Supercond., vol.15, no.2, pp.300-303, June 2005. DOI: 10.1109\/TASC.2005.849806 10.1109\/TASC.2005.849806","DOI":"10.1109\/TASC.2005.849806"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] S. Nagasawa, Y. Hashimoto, H. Numata and S. Tahara, \u201cA 380ps, 9.5mW Josephson 4-Kbit RAM operated at high bit yield,\u201d IEEE Trans. Appl. Supercond., vol.5, no.2, pp.2447-2452, June 1995. DOI: 10.1109\/77.403086 10.1109\/77.403086","DOI":"10.1109\/77.403086"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/10\/E103.C_2020ECS6005\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,3]],"date-time":"2020-10-03T03:19:07Z","timestamp":1601695147000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/10\/E103.C_2020ECS6005\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,1]]},"references-count":21,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2020ecs6005","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,10,1]]}}}