{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T05:04:20Z","timestamp":1755839060042},"reference-count":22,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2021,6,1]]},"DOI":"10.1587\/transele.2020lhp0002","type":"journal-article","created":{"date-parts":[[2020,12,13]],"date-time":"2020-12-13T22:25:05Z","timestamp":1607898305000},"page":"215-225","source":"Crossref","is-referenced-by-count":1,"title":["Recovering Faulty Non-Volatile Flip Flops for Coarse-Grained Reconfigurable Architectures"],"prefix":"10.1587","volume":"E104.C","author":[{"given":"Takeharu","family":"IKEZOE","sequence":"first","affiliation":[{"name":"Dept. of Information and Computer Science, Keio University"}]},{"given":"Takuya","family":"KOJIMA","sequence":"additional","affiliation":[{"name":"Dept. of Information and Computer Science, Keio University"}]},{"given":"Hideharu","family":"AMANO","sequence":"additional","affiliation":[{"name":"Dept. of Information and Computer Science, Keio University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] C. Kim, M. Chung, Y. Cho, M. Konjnenbug, S. Ryu, and J. Kim, \u201cULP-SRP: Ultra low power Samsung Reconfigurable Processor for biomedical applications,\u201d 2012 International Conference on Field-Programmable Technology, pp.329-334, Dec. 2012. 10.1109\/fpt.2012.6412157","DOI":"10.1109\/FPT.2012.6412157"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M. Natsui, D. Suzuki, A. Tamakoshi, T. Watanabe, H. Honjo, H. Koike, T. Nasuno, Y. Ma, T. Tanigawa, Y. Noguchi, M. Yasuhira, H. Sato, S. Ikeda, H. Ohno, T. Endoh, and T. Hanyu, \u201c12.1 An FPGA-Accelerated Fully Nonvolatile Microcontroller Unit for Sensor-Node Applications in 40nm CMOS\/MTJ-Hybrid Technology Achieving 47.14\u00b5W Operation at 200MHz,\u201d 2019 IEEE International Solid-State Circuits Conference-(ISSCC), pp.202-204, Feb. 2019. 10.1109\/isscc.2019.8662431","DOI":"10.1109\/ISSCC.2019.8662431"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] L. Xie, H.A. Du Nguyen, M. Taouil, S. Hamdioui, K. Bertels, and M. Alfailakawi, \u201cNon-volatile look-up table based FPGA implementations,\u201d 2016 11th International Design Test Symposium (IDT), pp.165-170, Dec. 2016. 10.1109\/idt.2016.7843034","DOI":"10.1109\/IDT.2016.7843034"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] T. Ikezoe, H. Amano, J. Akaike, K. Usami, M. Kudo, K. Hiraga, Y. Shuto, and K. Yagami, \u201cA coarse grained-reconfigurable accelerator with energy efficient mtj-based non-volatile flip-flops,\u201d 2018 International Conference on ReConFigurable Computing and FPGAs, ReConFig 2018, Cancun, Mexico, pp.1-6, Dec. 2018. 10.1109\/reconfig.2018.8641712","DOI":"10.1109\/RECONFIG.2018.8641712"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S. Yamamoto, Y. Shuto, and S. Sugahara, \u201cNonvolatile flip-flop using pseudo-spin-transistor architecture and its power-gating applications,\u201d 2012 International Semiconductor Conference Dresden-Grenoble (ISCDG), pp.17-20, Sept. 2012. 10.1109\/iscdg.2012.6360000","DOI":"10.1109\/ISCDG.2012.6360000"},{"key":"6","unstructured":"[6] J. Akaike and K. Usami, \u201cMTJ-based nonvolatile flip-flop circuit enabling to verify stored data,\u201d IEICE technical report, vol.116, no.417, pp.175-180, Jan. 2017."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] N. Ozaki, Y. Yasuda, M. Izawa, Y. Saito, D. Ikebuchi, H. Amano, H. Nakamura, K. Usami, M. Namiki, and M. Kondo, \u201cCool mega-arrays: Ultralow-power reconfigurable accelerator chips,\u201d IEEE Micro, vol.31, no.6, pp.6-18, Nov. 2011. 10.1109\/mm.2011.94","DOI":"10.1109\/MM.2011.94"},{"key":"8","unstructured":"[8] H. Schmit, D. Whelihan, A. Tsai, M. Moe, B. Levine, and R.R. Taylor, \u201cPipeRench: A virtualized programmable datapath in 0.18 micron technology,\u201d Proceedings of the IEEE 2002 Custom Integrated Circuits Conference, pp.63-66, IEEE, 2002. 10.1109\/cicc.2002.1012767"},{"key":"9","unstructured":"[9] B. Levine, \u201cKilocore: Scalable, high performance and power efficient coarse grained reconfigurable fabrics,\u201d Proc. of International Symposium on Advanced Reconfigurable Systems, pp.129-158, 2005."},{"key":"10","unstructured":"[10] J.M. Arnold, \u201cS5: The Architecture and Development Flow of a Software Configurable Processor,\u201d Proc. 4th IEEE Int'l Conf. Field Programmable Technology (ICFPT2005), pp.120-128, Dec. 2005. 10.1109\/fpt.2005.1568535"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] G. Ansaloni, P. Bonzini, and L. Pozzi, \u201cEGRA: A coarse grained reconfigurable architectural template,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.19, no.6, pp.1062-1074, 2011. 10.1109\/tvlsi.2010.2044667","DOI":"10.1109\/TVLSI.2010.2044667"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. Masuyama, Y. Fujita, H. Okuhara, and H. Amano, \u201cA 297mops\/0.4mw ultra low power coarse-grained reconfigurable accelerator CMA-SOTB-2,\u201d 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp.1-6, Dec. 2015. 10.1109\/reconfig.2015.7393280","DOI":"10.1109\/ReConFig.2015.7393280"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] N. Ando, K. Masuyama, H. Okuhara, and H. Amano, \u201cVariable pipeline structure for coarse grained reconfigurable array cma,\u201d Proceedings of the 2016 International Conference on Field-Programmable Technology, FPT 2016, pp.217-220, Institute of Electrical and Electronics Engineers Inc., 5 2017. 10.1109\/fpt.2016.7929537","DOI":"10.1109\/FPT.2016.7929537"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Y. Koizumi, E. Sasaki, H. Amano, H. Matsutani, Y. Take, T. Kuroda, R. Sakamoto, M. Namiki, K. Usami, M. Kondo, and H. Nakamura, \u201cCma-cube: A scalable reconfigurable accelerator with 3-d wireless inductive coupling interconnect,\u201d 22nd International Conference on Field Programmable Logic and Applications (FPL), pp.543-546, Aug. 2012. 10.1109\/fpl.2012.6339375","DOI":"10.1109\/FPL.2012.6339375"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. Matsushita, H. Okuhara, K. Masuyama, Y. Fujita, R. Kawano, and H. Amano, \u201cBody bias grain size exploration for a coarse grained reconfigurable accelerator,\u201d FPL 2016-26th International Conference on Field-Programmable Logic and Applications, Institute of Electrical and Electronics Engineers Inc., 9 2016. 10.1109\/fpl.2016.7577346","DOI":"10.1109\/FPL.2016.7577346"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. Kourfali, A. Kulkarni, and D. Stroobandt, \u201cSICTA: A superimposed in-circuit fault tolerant architecture for SRAM-based FPGAs,\u201d 2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS), pp.5-8, July 2017. 10.1109\/iolts.2017.8046168","DOI":"10.1109\/IOLTS.2017.8046168"},{"key":"17","unstructured":"[17] A.S.B. Lopes, E. Santos, M. Kreutz, and M. Pereira, \u201cA Runtime Mapping Algorithm to Tolerate Permanent Faults in a CGRA,\u201d 2016 VI Brazilian Symposium on Computing Systems Engineering (SBESC), pp.63-70, Nov. 2016. 10.1109\/sbesc.2016.018"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] S. Eisenhardt, A. K\u00fcster, T. Schweizer, T. Kuhn, and W. Rosenstiel, \u201cSpatial and Temporal Data Path Remapping for Fault-Tolerant Coarse-Grained Reconfigurable Architectures,\u201d 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, pp.382-388, Oct. 2011. 10.1109\/dft.2011.7","DOI":"10.1109\/DFT.2011.7"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] T. Ikezoe, T. Kojima, and H. Amano, \u201cA coarse-grained reconfigurable architecture with a fault tolerant non-volatile configurable memory,\u201d 2019 International Conference on Field-Programmable Technology (ICFPT), pp.81-89, IEEE, 2019. 10.1109\/icfpt47387.2019.00018","DOI":"10.1109\/ICFPT47387.2019.00018"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] R. De Rose, M. Lanuzza, F. Crupi, G. Siracusano, R. Tomasello, G. Finocchio, M. Carpentieri, and M. Alioto, \u201cA variation-aware timing modeling approach for write operation in hybrid cmos\/stt-mtj circuits,\u201d IEEE Transactions on Circuits and Systems I: Regular Papers, vol.65, no.3, pp.1086-1095, March 2018. 10.1109\/tcsi.2017.2762431","DOI":"10.1109\/TCSI.2017.2762431"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] A.F. Vincent, N. Locatelli, J. Klein, W.S. Zhao, S. Galdin-Retailleau, and D. Querlioz, \u201cAnalytical Macrospin Modeling of the Stochastic Switching Time of Spin-Transfer Torque Devices,\u201d IEEE Transactions on Electron Devices, vol.62, no.1, pp.164-170, Jan. 2015. 10.1109\/ted.2014.2372475","DOI":"10.1109\/TED.2014.2372475"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] T. Kojima, N. Ando, Y. Matshushita, H. Okuhara, N.A.V. Doan, and H. Amano, \u201cReal chip evaluation of a low power cgra with optimized application mapping,\u201d Proceedings of the 9th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, p.13, ACM, 2018. 10.1145\/3241793.3241806","DOI":"10.1145\/3241793.3241806"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E104.C\/6\/E104.C_2020LHP0002\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,5]],"date-time":"2021-06-05T05:48:40Z","timestamp":1622872120000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E104.C\/6\/E104.C_2020LHP0002\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,1]]},"references-count":22,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2021]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2020lhp0002","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,6,1]]}}}