{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,11,6]],"date-time":"2022-11-06T04:54:51Z","timestamp":1667710491393},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2022,11,1]]},"DOI":"10.1587\/transele.2021ecp5061","type":"journal-article","created":{"date-parts":[[2022,4,17]],"date-time":"2022-04-17T22:09:01Z","timestamp":1650233341000},"page":"704-711","source":"Crossref","is-referenced-by-count":0,"title":["Process Variation Based Electrical Model of STT-Assisted VCMA-MTJ and Its Application in NV-FA"],"prefix":"10.1587","volume":"E105.C","author":[{"given":"Dongyue","family":"JIN","sequence":"first","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]},{"given":"Luming","family":"CAO","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]},{"given":"You","family":"WANG","sequence":"additional","affiliation":[{"name":"Faulty of Hefei Innovation Research Institute, Beihang University"}]},{"given":"Xiaoxue","family":"JIA","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]},{"given":"Yongan","family":"PAN","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]},{"given":"Yuxin","family":"ZHOU","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]},{"given":"Xin","family":"LEI","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]},{"given":"Yuanyuan","family":"LIU","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]},{"given":"Yingqi","family":"YANG","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]},{"given":"Wanrong","family":"ZHANG","sequence":"additional","affiliation":[{"name":"Faculty of Information Technology, Beijing University of Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] E. Deng, Y. Wang, Z. Wang, J.-O. Klein, B. Dieny, G. Prenat, and W.S. Zhao, \u201cRobust magnetic full-adder with voltage sensing 2T\/2MTJ cell,\u201d Proc. 2015 IEEE\/ACM Int. Symp. Nanoscale Archit., Boston, USA, pp.27-32, July 2015. DOI: 10.1109\/NANOARCH.2015.7180582. 10.1109\/nanoarch.2015.7180582","DOI":"10.1109\/NANOARCH.2015.7180582"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] G. Verma, \u201cDesign and analysis of ALU for low power IOT centric processor architectures,\u201d 2020 Glob. Conf. Wirel. Opt. Technol., Malaga, Spain, Oct. 2020. DOI: 10.1109\/GCWOT49901.2020. 9391609. 10.1109\/gcwot49901.2020.9391609","DOI":"10.1109\/GCWOT49901.2020.9391609"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] E. Deng, Y. Zhang, J.-O. Klein, D. Ravelsona, C. Chappert, and W. Zhao, \u201cLow power magnetic full-adder based on spin transfer torque MRAM,\u201d IEEE Trans. Magn., vol.49, no.3, pp.4982-4987, 2013. DOI: 10.1109\/TMAG.2013.2245911. 10.1109\/tmag.2013.2245911","DOI":"10.1109\/TMAG.2013.2245911"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] L. Zeng, T. Gao, D. Zhang, S. Peng, L. Wang, F. Gong, X. Qin, M. Long, Y. Zhang, K.L. Wang, and W. Zhao, \u201cNovel magnetic tunneling junction memory cell with negative capacitance-amplified voltage-controlled magnetic anisotropy effect,\u201d IEEE Trans. Electron Devices, vol.64, no.12, pp.4919-4927, 2017. DOI: 10.1109\/TED.2017.2761877. 10.1109\/ted.2017.2761877","DOI":"10.1109\/TED.2017.2761877"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Salavati, M.H. Moaiyeri, and K. Jafari, \u201cUltra-efficient nonvolatile approximate full-adder with spin-hall-assisted MTJ cells for in-memory computing applications,\u201d IEEE Trans. Magn., vol.57, no.5, p.3401111, 2021. DOI: 10.1109\/TMAG.2021.3064224. 10.1109\/tmag.2021.3064224","DOI":"10.1109\/TMAG.2021.3064224"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] V.K. Joshi, P. Barla, S. Bhat, and B.K. Kaushik, \u201cFrom MTJ device to hybrid CMOS\/MTJ circuits: a review,\u201d IEEE Access, vol.8, pp.194105-194146, 2020. DOI: 10.1109\/ACCESS.2020.3033023. 10.1109\/access.2020.3033023","DOI":"10.1109\/ACCESS.2020.3033023"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] R. Andrawis, A. Jaiswal, and K. Roy, \u201cDesign and comparative analysis of spintronic memories based on current and voltage driven switching,\u201d IEEE Trans. Electron Devices, vol.65, no.7, pp.2682-2693, 2018. DOI: 10.1109\/TED.2018.2833039. 10.1109\/ted.2018.2833039","DOI":"10.1109\/TED.2018.2833039"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] E. Deng, Y. Zhang, W. Kang, B. Dieny, J.-O. Klein, G. Prenat, and W. Zhao, \u201cSynchronous 8-bit non-volatile full-adder based on spin transfer torque magnetic tunnel junction,\u201d IEEE Trans. Circuits Syst. I-Regul. Pap., vol.62, no.7, pp.1757-1765, 2015. DOI: 10.1109\/TCSI.2015.2423751. 10.1109\/tcsi.2015.2423751","DOI":"10.1109\/TCSI.2015.2423751"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Cai, H. Jiang, M. Han, Z. Wang, Y. Wang, J. Yang, J. Han, L. Liu, and W. Zhao, \u201cPj-AxMTJ: process-in-memory with joint magnetization switching for approximate computing in magnetic tunnel junction,\u201d Proc. 2019 IEEE Comput. Soc. Annu. Symp., Miami, USA, July 2019. DOI: 10.1109\/ISVLSI.2019.00029. 10.1109\/isvlsi.2019.00029","DOI":"10.1109\/ISVLSI.2019.00029"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] S. Shreya, A. Jain, and B.K. Kaushik, \u201cComputing-in-memory using voltage-controlled spin-orbit torque based MRAM array,\u201d Microelectron. J., vol.109, p.104943, 2021. DOI: 10.1016\/j.mejo.2020. 104943. 10.1016\/j.mejo.2020.104943","DOI":"10.1016\/j.mejo.2020.104943"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] A. Roohi, R. Zand, D. Fan, and R.F. DeMara, \u201cVoltage-based concatenatable full adder using spin hall effect switching,\u201d IEEE Trans. Comput-Aided Des. Integr. Circuits Syst., vol.36, no.12, pp.2134-2138, 2017. DOI: 10.1109\/TCAD.2017.2661800. 10.1109\/tcad.2017.2661800","DOI":"10.1109\/TCAD.2017.2661800"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] D. Worledge, A.J. Annunziata, S. Brown, W. Chen, J. Harms, G. Hu, Y. Kim, C. Kothandaraman, G. Lauer, J. Lee, L. Liu, S. Murthy, J. Nowak, E. O'Sullivan, J. Park, R. Robertazzi, J.Z. Sun, and P. Trouilloud, \u201cLow-current spin transfer torque MRAM,\u201d 2015 IEEE Int. Magn. Conf., Beijing, China, May 2015. DOI: 10.1109\/ INTMAG.2015.7157006. 10.1109\/intmag.2015.7157006","DOI":"10.1109\/INTMAG.2015.7157006"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] Y. Wang, H. Cai, L. Naviner, Y. Zhang, X. Zhao, E. Deng, J.-O. Klein, and W. Zhao, \u201cCompact model of dielectric breakdown in spin-transfer torque magnetic tunnel junction,\u201d IEEE Trans. Electron Devices, vol.63, no.4, pp.1762-1767, 2016. DOI: 10.1109\/TED.2016.2533438. 10.1109\/ted.2016.2533438","DOI":"10.1109\/TED.2016.2533438"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] M. Long, L. Zeng, T. Gao, D. Zhang, X. Qin, Y. Zhang, and W. Zhao, \u201cSelf-adaptive write circuit for magnetic tunneling junction memory with voltage-controlled magnetic anisotropy effect,\u201d IEEE Trans. Nanotechnol., vol.17, no.3, pp.492-499, 2018. DOI: 10.1109\/TNANO.2018.2815721. 10.1109\/tnano.2018.2815721","DOI":"10.1109\/TNANO.2018.2815721"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] S. Kanai, Y. Nakatani, M. Yamanouchi, S. Ikeda, H. Sato, F. Matsukura, and H. Ohno, \u201cMagnetization switching in a CoFeB\/MgO magnetic tunnel junction by combining spin-transfer torque and electric field-effect,\u201d Appl. Phys. Lett., vol.104, no.21, p.212406, 2014. DOI: 10.1063\/1.4880720. 10.1063\/1.4880720","DOI":"10.1063\/1.4880720"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] M. Kazemi, E. Ipek, and E.G. Friedman, \u201cAdaptive compact magnetic tunnel junction model,\u201d IEEE Trans. Electron Devices, vol.61, no.11, pp.3883-3891, 2014. DOI: 10.1109\/TED.2014.2359627. 10.1109\/ted.2014.2359627","DOI":"10.1109\/TED.2014.2359627"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] A. Zarei, and F. Safaei, \u201cLIMITA: Logic-in-memory primitives for imprecise tolerant applications,\u201d IEEE Trans. Circuits Syst. I-Regul. Pap., pp.4686-4699, 2021. DOI: 10.1109\/TCSI.2021.3106017. 10.1109\/tcsi.2021.3106017","DOI":"10.1109\/TCSI.2021.3106017"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] H. Cai, W. Kang, Y. Wang, L. Naviner, J. Yang, and W. Zhao, \u201cHigh performance MRAM with spin-transfer-torque and voltage-controlled magnetic anisotropy effects,\u201d Appl. Sci., vol.7, no.9, p.929, 2017. DOI: 10.3390\/app7090929. 10.3390\/app7090929","DOI":"10.3390\/app7090929"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] A. Zarei and F. Safaei, \u201cPower and area-efficient design of VCMA-MRAM based full-adder using approximate computing for IoT applications,\u201d Microelectron. J., vol.82, pp.62-70, 2018. DOI: 10.1016\/j.mejo.2018.10.010. 10.1016\/j.mejo.2018.10.010","DOI":"10.1016\/j.mejo.2018.10.010"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] W. Kang, Y. Ran, W. Lv, Y. Zhang, and W. Zhao, \u201cHigh-speed, low-power, magnetic non-volatile flip-flop with voltage-controlled, magnetic anisotropy assistance,\u201d IEEE Magn. Lett., vol.7, p.3106205, 2016. DOI: 10.1109\/LMAG.2016.2604205. 10.1109\/lmag.2016.2604205","DOI":"10.1109\/LMAG.2016.2604205"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] S. Sharmin, A. Jaiswal, and K. Roy, \u201cModeling and design space exploration for bit-cells based on voltage-assisted switching of magnetic tunnel junctions,\u201d IEEE Trans. Electron Devices, vol.63, no.9, pp.3493-3500, 2016. DOI: 10.1109\/TED.2016.2587734. 10.1109\/ted.2016.2587734","DOI":"10.1109\/TED.2016.2587734"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] W. Kang, Y. Ran, Y. Zhang, W. Lv, and W. Zhao, \u201cModeling and exploration of the voltage-controlled magnetic anisotropy effect for the next-generation low-power and high-speed MRAM applications,\u201d IEEE Trans. Nanotechnol., vol.16, no.3, pp.387-395, 2017. DOI: 10.1109\/TNANO.2017.2660530. 10.1109\/tnano.2017.2660530","DOI":"10.1109\/TNANO.2017.2660530"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] P.K. Amiri, J.G. Alzate, X.Q. Cai, F. Ebrahimi, Q. Hu, K. Wong, C. Gr\u00e8zes, H. Lee, G. Yu, X. Li, M. Akyol, Q. Shao, J.A. Katine, J. Langer, B. Ocker, and K.L. Wang, \u201cElectric-field-controlled magnetoelectric RAM: progress, challenges, and scaling,\u201d IEEE Trans. Magn., vol.51, no.11, p.3401507, 2015. DOI: 10.1109\/TMAG.2015.2443124. 10.1109\/tmag.2015.2443124","DOI":"10.1109\/TMAG.2015.2443124"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] Y.W. Liu and Z.Z. Zhang, \u201cMicromagnetic modeling of magnetization dynamics driven by spin-transfer torque in magnetic nanostructures,\u201d Sci. China-Phys. Mech. Astron., vol.56, no.1, pp.184-195, 2013. DOI: 10.1007\/s11433-012-4958-4. 10.1007\/s11433-012-4958-4","DOI":"10.1007\/s11433-012-4958-4"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] L. Wu, M. Taouil, S. Rao, E.J. Marinisseny, and S. Hamdioui, \u201cElectrical modeling of STT-MRAM defects,\u201d 2018 IEEE Int. Test Conf., Pheonix, USA, Nov. 2018. DOI: 10.1109\/TEST.2018.8624749. 10.1109\/test.2018.8624749","DOI":"10.1109\/TEST.2018.8624749"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] D.-Y. Jin, H. Chen, Y. Wang, W.-R. Zhang, W.-C. Na, B. Guo, L. Wu, S.-M. Yang, and S. Sun, \u201cProcess deviation based electrical model of voltage controlled magnetic anisotropy magnetic tunnel junction and its application in read\/write circuits,\u201d Acta Phys. Sin., vol.69, no.19, pp.348-358, 2020. DOI: 10.7498\/aps.69.20200228. 10.7498\/aps.69.20200228","DOI":"10.7498\/aps.69.20200228"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] I.L. Prejbeanu, V. Nguyen, P. Sabon, J. Chatterjee, N. Perrissin, S. Lequeux, L. Tillie, S. Auffret, R.C. Sousa, E. Gautier, L. Vila, and B. Dieny, \u201cNovel approach for nano-patterning magnetic tunnel junctions stacks: a route towards high density STT-RAM application,\u201d 2018 IEEE Int. Magn. Conf., Singapore, April 2018. DOI: 10.1109\/INTMAG.2018.8508643. 10.1109\/intmag.2018.8508643","DOI":"10.1109\/INTMAG.2018.8508643"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] J. Jeong and T. Endoh, \u201cIon beam etching process for high-density spintronic devices and its damage recovery by the oxygen showering post-treatment process,\u201d Jpn. J. Appl. Phys., vol.56, p.04CE09, 2017. DOI: 10.7567\/JJAP.56.04CE09. 10.7567\/jjap.56.04ce09","DOI":"10.7567\/JJAP.56.04CE09"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] K. Sugiura1, S. Takahashi, M. Amano, T. Kajiyama, M. Iwayama, Y. Asao, N. Shimomura, T. Kishi, S. Ikegawa, H. Yoda, and A. Nitayama, \u201cIon beam etching technology for high-density spin transfer torque magnetic random access memory,\u201d Jpn. J. Appl. Phys., vol.48, no.8, p.08HD02, 2009. DOI: 10.1143\/JJAP.48.08HD02. 10.1143\/jjap.48.08hd02","DOI":"10.1143\/JJAP.48.08HD02"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] M.H. Ji, L. Pan, Y. Hu, M. Pan, L. Yang, J. Peng, W. Qiu, J. Hu, Q. Zhang, and P. Li, \u201cStudy on the effect of re-deposition induced by ion beam etching on MTJ performances,\u201d AIP Adv., vol.9, no.8 p.085317, 2019. DOI: 10.1063\/1.5117312. 10.1063\/1.5117312","DOI":"10.1063\/1.5117312"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] W. Zhao, X. Zhao, B. Zhang, K. Cao, L. Wang, W. Kang, Q. Shi, M. Wang, Y. Zhang, Y. Wang, S. Peng, J.-O. Klein, L. Naviner, and D. Ravelosona, \u201cFailure analysis in magnetic tunnel junction nanopillar with interfacial perpendicular magnetic anisotropy,\u201d Materials, vol.9, no.1, p.41, 2016. DOI: 10.3390\/ma9010041. 10.3390\/ma9010041","DOI":"10.3390\/ma9010041"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] K. Kinoshita, H. Utsumi, K. Suemitsu, H. Hada, and T. Sugibayashi, \u201cEtching magnetic tunnel junction with metal etchers,\u201d Jpn. J. Appl. Phys., vol.49, p.08JB02, 2010. DOI: 10.1143\/JJAP.49.08JB02. 10.1143\/jjap.49.08jb02","DOI":"10.1143\/JJAP.49.08JB02"},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] F. Li, S.Y.H. Lua, and A. Mani, \u201cAn optimized resistance characterization technique for the next generation magnetic random access memory,\u201d IEEE Trans. Nanotechnol., vol.14, no.3, pp.540-545, 2015. DOI: 10.1109\/TNANO.2015.2415524. 10.1109\/tnano.2015.2415524","DOI":"10.1109\/TNANO.2015.2415524"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/11\/E105.C_2021ECP5061\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,11,5]],"date-time":"2022-11-05T03:36:18Z","timestamp":1667619378000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/11\/E105.C_2021ECP5061\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,1]]},"references-count":33,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2021ecp5061","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,11,1]]},"article-number":"2021ECP5061"}}