{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,5,7]],"date-time":"2022-05-07T04:44:50Z","timestamp":1651898690750},"reference-count":29,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2022,5,1]]},"DOI":"10.1587\/transele.2021ecs6006","type":"journal-article","created":{"date-parts":[[2021,11,1]],"date-time":"2021-11-01T22:08:36Z","timestamp":1635804516000},"page":"203-206","source":"Crossref","is-referenced-by-count":0,"title":["Bit-Parallel Systolic Architecture for <i>AB<\/i> and <i>AB<\/i><sup>2<\/sup> Multiplications over <i>GF<\/i>(2<i><sup>m<\/sup><\/i>)"],"prefix":"10.1587","volume":"E105.C","author":[{"given":"Kee-Won","family":"KIM","sequence":"first","affiliation":[{"name":"Department of Computer Engineering, Mokpo National Maritime University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] W.W. Peterson and E.J. Weldon, Error-Correcting Codes, MIT Press, Cambridge, 1972."},{"key":"2","unstructured":"[2] R.E. Blahut, Theory and Practice of Error Control Codes, Addison-Wesley, Reading, 1983."},{"key":"3","unstructured":"[4] A.J. Menezes, P.C. van Oorschot, and S.A. Vanstone, Handbook of Applied Cryptography, CRC Press, Boca Raton, FL, 1996."},{"key":"4","unstructured":"[5] B. Schneier, Applied cryptography, John Wiley & Sons, NJ, 1996."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[6] W. Diffie and M.E. Hellman, \u201cNew directions in cryptography,\u201d IEEE Trans. Infom. Theory, vol.22, no.6, pp.644-654, Nov. 1976. 10.1109\/TIT.1976.1055638","DOI":"10.1109\/TIT.1976.1055638"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[7] C.L. Wang and J.L. Lin, \u201cSystolic array implementation of multipliers for finite fields GF<\/i>(2m<\/sup><\/i>),\u201d IEEE Trans. Circuits Syst., vol.38, no.7, pp.796-800, July 1991. 10.1109\/31.135751","DOI":"10.1109\/31.135751"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[8] C.S. Yeh, I.S. Reed , and T.K. Troung, \u201cSystolic multipliers for finite fields GF<\/i>(2m<\/sup><\/i>),\u201d IEEE Trans. Comput., vol.C-33, no.4, pp.357-360, April 1984. 10.1109\/TC.1984.1676441","DOI":"10.1109\/TC.1984.1676441"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[9] S.K. Jain, L. Song, and K.K. Parhi, \u201cEfficient semisystolic architectures for finite-field arithmetic,' IEEE Trans. VLSI Syst., vol.6, no.1, pp.101-113, March 1998. 10.1109\/92.661252","DOI":"10.1109\/92.661252"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[10] L. Song and K.K. Parhi, \u201cLow-energy digit-serial\/parallel finite field multipliers,\u201d J. VLSI Digit. Process., vol.19, no.2, pp.149-166, July 1998. 10.1023\/A:1008013818413","DOI":"10.1023\/A:1008013818413"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[11] K.J. Lee and K.Y. Yoo, \u201cLinear systolic multiplier\/squarer for fast exponentiation,\u201d Inf. Process. Lett., vol.76, no.3, pp.105-111, Dec. 2000. 10.1016\/S0020-0190(00)00131-9","DOI":"10.1016\/S0020-0190(00)00131-9"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[12] H. Fan and Y. Dai, \u201cFast bit-parallel GF<\/i>(2n<\/sup><\/i>) multiplier for all trinomials,\u201d IEEE Trans. Comput., vol.54, no.4, pp.485-490, April 2005. 10.1109\/TC.2005.64","DOI":"10.1109\/TC.2005.64"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[13] C.W. Chiou, C.-Y. Lee A.-W. Deng J.-M. Lin, \u201cConcurrent error detection in Montgomery multiplication over GF<\/i>(2m<\/sup><\/i>),\u201d IEICE Trans. Fundamentals, vol.E89-A, no.2, pp.566-574, Feb. 2006. 10.1093\/ietfec\/e89-a.2.566","DOI":"10.1093\/ietfec\/e89-a.2.566"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[14] W.T. Huang, C.H. Chang, C.W. Chiou, and F.H. Chou, \u201cConcurrent error detection and correction in a polynomial basis multiplier over GF<\/i>(2m<\/sup><\/i>),\u201d IET Inf. Secur., vol.4, no.3, pp.111-124, Sept. 2010. 10.1049\/iet-ifs.2009.0160","DOI":"10.1049\/iet-ifs.2009.0160"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[15] K.W. Kim and S.H. Kim, \u201cA low latency semi-systolic multiplier over GF<\/i>(2m<\/sup><\/i>),\u201d IEICE Electron. Express, vol.10, no.13, pp.20130354, July 2013. 10.1587\/elex.10.20130354","DOI":"10.1587\/elex.10.20130354"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[16] S.H. Choi and K.J. Lee, \u201cLow complexity semi-systolic multiplication architecture over GF<\/i>(2m<\/sup><\/i>),\u201d IEICE Electron. Express, vol.11, no.20, pp.20140713, Oct. 2014. 10.1587\/elex.11.20140713","DOI":"10.1587\/elex.11.20140713"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[17] K.W. Kim and J.C. Jeon, \u201cPolynomial basis multiplier using cellular systolic architecture,\u201d IETE IETE J. Res., vol.60, no.2, pp.194-199, June 2014. 10.1080\/03772063.2014.914699","DOI":"10.1080\/03772063.2014.914699"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[18] S.H. Choi and K.J. Lee, \u201cNew systolic modular multiplication architecture for efficient Montgomery multiplication,\u201d IEICE Electron. Express, vol.12, no.2, pp.20141051, Jan. 2015. 10.1587\/elex.11.20141051","DOI":"10.1587\/elex.11.20141051"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[19] S.H. Choi and K.J. Lee, \u201cEfficient systolic modular multiplier\/squarer for fast exponentiation over GF<\/i>(2m<\/sup><\/i>),\u201d IEICE Electron. Express, vol.12, no.11, pp.20150222, June 2015. 10.1587\/elex.12.20150222","DOI":"10.1587\/elex.12.20150222"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[20] K.W. Kim and J.C. Jeon, \u201cA semi-systolic Montgomery multiplier over GF<\/i>(2m<\/sup><\/i>),\u201d IEICE Electron. Express, vol.12, no.21, pp.20150769, Nov. 2015. 10.1587\/elex.12.20150769","DOI":"10.1587\/elex.12.20150769"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[21] S.H. Choi and K.J. Lee, \u201cReduced complexity polynomial multiplier architecture for finite fields GF<\/i>(2m<\/sup><\/i>),\u201d IEICE Electron. Express, vol.14, no.17, pp.20160797, Sept. 2017. 10.1587\/elex.14.20160797","DOI":"10.1587\/elex.14.20160797"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[22] K.W. Kim and J.D. Lee, \u201cEfficient unified semi-systolic arrays for multiplication and squaring over GF<\/i>(2m<\/sup><\/i>),\u201d IEICE Electron. Express, vol.14, no.12, pp.20170458, June 2017. 10.1587\/elex.14.20170458","DOI":"10.1587\/elex.14.20170458"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[23] K.W. Kim and S.H. Kim, \u201cEfficient bit-parallel systolic architecture for multiplication and squaring over GF<\/i>(2m<\/sup><\/i>),\u201d IEICE Electron. Express, vol.15, no.2, pp.20171195, Jan. 2018. 10.1587\/elex.14.20171195","DOI":"10.1587\/elex.14.20171195"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[24] S.W. Wei, \u201cA systolic power-sum circuit for GF<\/i>(2m<\/sup><\/i>),\u201d IEEE Trans. Comput., vol. 43, no.2, pp.226-229, Feb. 1994. 10.1109\/12.262128","DOI":"10.1109\/12.262128"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[25] C.L. Wang and J.H. Guo, \u201cNew systolic arrays for AB<\/i>2<\/sup> + C<\/i>, inversion and division in GF<\/i>(2m<\/sup><\/i>),\u201d IEEE Trans. Comput., vol.49, no.10, pp.1120-1125, Oct. 2000. 10.1109\/12.888047","DOI":"10.1109\/12.888047"},{"key":"25","unstructured":"[26] K.J. Lee, K.-W. Kim, and K.-Y. Yoo, \u201cDigit-serial systolic power-sum array in GF<\/i>(2m<\/sup><\/i>),\u201d Proc. Int. Conf. Info-Tech and Info-Net, pp.134-139, Nov. 2001. 10.1109\/ICII.2001.983507"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[27] K.W. Kim and W.J. Lee, \u201cLow-complexity parallel and serial systolic architectures for AB<\/i>2<\/sup> multiplication in GF<\/i>(2m<\/sup><\/i>),\u201d IETE Tech. Rev., vol.30, no.2, pp.134-141, April 2013.","DOI":"10.4103\/0256-4602.110552"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[28] K.W. Kim and S.H. Kim, \u201cAn efficient parallel systolic array for AB<\/i>2<\/sup> over GF<\/i>(2m<\/sup><\/i>),\u201d IEICE Electron. Express, vol.10, no.20, pp.20130585, Oct. 2013. 10.1587\/elex.10.20130585","DOI":"10.1587\/elex.10.20130585"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[29] K.W. Kim and W.J. Lee, \u201cEfficient cellular automata based Montgomery AB<\/i>2<\/sup> multipliers over GF<\/i>(2m<\/sup><\/i>),\u201d IETE Techn. Rev., vol.31, no.1, pp.92-102, May 2014. 10.1080\/02564602.2014.891383","DOI":"10.1080\/02564602.2014.891383"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[30] S.-H. Choi and K.-J. Lee, \u201cParallel in\/out systolic AB<\/i>2<\/sup> architecture with low complexity in GF<\/i>(2m<\/sup><\/i>),\u201d Electron. Lett., vol.52, no.13, pp.1138-1140, June 2016. 10.1049\/el.2015.3681","DOI":"10.1049\/el.2015.3681"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/5\/E105.C_2021ECS6006\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,7]],"date-time":"2022-05-07T04:15:55Z","timestamp":1651896955000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/5\/E105.C_2021ECS6006\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5,1]]},"references-count":29,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2021ecs6006","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,5,1]]},"article-number":"2021ECS6006"}}