{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,27]],"date-time":"2024-09-27T21:40:06Z","timestamp":1727473206021},"reference-count":19,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2022,10,1]]},"DOI":"10.1587\/transele.2021fus0005","type":"journal-article","created":{"date-parts":[[2022,6,26]],"date-time":"2022-06-26T22:09:28Z","timestamp":1656281368000},"page":"627-630","source":"Crossref","is-referenced-by-count":0,"title":["28nm Atom-Switch FPGA: Static Timing Analysis and Evaluation"],"prefix":"10.1587","volume":"E105.C","author":[{"given":"Xu","family":"BAI","sequence":"first","affiliation":[{"name":"NanoBridge Semiconductor, Inc."}]},{"given":"Ryusuke","family":"NEBASHI","sequence":"additional","affiliation":[{"name":"NanoBridge Semiconductor, Inc."}]},{"given":"Makoto","family":"MIYAMURA","sequence":"additional","affiliation":[{"name":"NanoBridge Semiconductor, Inc."}]},{"given":"Kazunori","family":"FUNAHASHI","sequence":"additional","affiliation":[{"name":"NanoBridge Semiconductor, Inc."}]},{"given":"Naoki","family":"BANNO","sequence":"additional","affiliation":[{"name":"NanoBridge Semiconductor, Inc."}]},{"given":"Koichiro","family":"OKAMOTO","sequence":"additional","affiliation":[{"name":"NanoBridge Semiconductor, Inc."}]},{"given":"Hideaki","family":"NUMATA","sequence":"additional","affiliation":[{"name":"NanoBridge Semiconductor, Inc."}]},{"given":"Noriyuki","family":"IGUCHI","sequence":"additional","affiliation":[{"name":"NanoBridge Semiconductor, Inc."}]},{"given":"Tadahiko","family":"SUGIBAYASHI","sequence":"additional","affiliation":[{"name":"NanoBridge Semiconductor, Inc."}]},{"given":"Toshitsugu","family":"SAKAMOTO","sequence":"additional","affiliation":[{"name":"NanoBridge Semiconductor, Inc."}]},{"given":"Munehiro","family":"TADA","sequence":"additional","affiliation":[{"name":"NanoBridge Semiconductor, Inc."}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] F. Turan, S.S. Roy, and I. Verbauwhede, \u201cHEAWS: An Accelerator for Homomorphic Encryption on the Amazon AWS FPGA,\u201d IEEE Transactions on Computers, vol.69, no.8, pp.1185-1196, Aug. 2020. 10.1109\/tc.2020.2988765","DOI":"10.1109\/TC.2020.2988765"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] M. Urbina, T. Acosta, J. L\u00e1zaro, A. Astarloa, and U. Bidarte, \u201cSmart Sensor: SoC Architecture for the Industrial Internet of Things,\u201d IEEE Internet of Things Journal, vol.6, no.4, pp.6567-6577, Aug. 2019. 10.1109\/jiot.2019.2908264","DOI":"10.1109\/JIOT.2019.2908264"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] W.-C. Fang, K.-Y. Wang, N. Fahier, Y.-L. Ho, and Y.-D. Huang, \u201cDevelopment and Validation of an EEG-Based Real-Time Emotion Recognition System Using Edge AI Computing Platform With Convolutional Neural Network System-on-Chip Design,\u201d IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol.9, no.4, pp.645-657, Dec. 2019. 10.1109\/jetcas.2019.2951232","DOI":"10.1109\/JETCAS.2019.2951232"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] A. Shawahna, S.M. Sait, and A. El-Maleh, \u201cFPGA-Based Accelerators of Deep Learning Networks for Learning and Classification: A Review,\u201d IEEE Access, vol.7, pp.7823-7859, 2019. 10.1109\/access.2018.2890150","DOI":"10.1109\/ACCESS.2018.2890150"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] I. Kuon, R. Tessier, and J. Rose, \u201cFPGA Architecture: Survey and Challenges,\u201d Found. Trends Electron. Des. Autom, vol.2, no.2, pp.135-253, Feb. 2008. 10.1561\/1000000005","DOI":"10.1561\/1000000005"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Miyamura, M. Tada, T. Sakamoto, N. Banno, K. Okamoto, N. Iguchi, and H. Hada, \u201cFirst demonstration of logic mapping on nonvolatile programmable cell using complementary atom switch,\u201d 2012 International Electron Devices Meeting, San Francisco, CA, 2012. 10.1109\/iedm.2012.6479020","DOI":"10.1109\/IEDM.2012.6479020"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] X. Bai, T. Sakamoto, M. Tada, M. Miyamura, Y. Tsuji, A. Morioka, R. Nebashi, N. Banno, K. Okamoto, N. Iguchi, H. Hada, and T. Sugibayashi, \u201cA low-power Cu atom switch programmable logic fabricated in a 40nm-node CMOS technology,\u201d 2017 Symposium on VLSI Technology, Kyoto, pp.T28-T29, 2017. 10.23919\/vlsit.2017.7998188","DOI":"10.23919\/VLSIT.2017.7998188"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] R. Nebashi, N. Banno, M. Miyamura, X. Bai, K. Funahashi, K. Okamoto, N. Iguchi, H. Numata, T. Sugibayashi, T. Sakamoto, and M. Tada, \u201cA 171k-LUT Nonvolatile FPGA using Cu Atom-Switch Technology in 28nm CMOS,\u201d 2020 30th International Conference on Field-Programmable Logic and Applications (FPL), Gothenburg, Sweden, pp.323-327, 2020. 10.1109\/fpl50879.2020.00060","DOI":"10.1109\/FPL50879.2020.00060"},{"key":"9","unstructured":"[9] SmartTime Static Timing Analyzer (STA) User Guide, Microchip Technology Inc., Nov. 2021. [Online]. Available: https:\/\/onlinedocs.microchip.com\/pr\/GUID-C9D871E5-9945-4F78-ACFB-FAD9E9698971-en-US-3\/index.html?GUID-7F57BCC7-CF46-4183-A20E-A841B92323C3"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Greene, S. Kaptanoglu, W. Feng, V. Hecht, J. Landry, F. Li, A. Krouglyanskiy, M. Morosan, and V. Pevzner, \u201cA 65nm flash-based FPGA fabric optimized for low cost and power,\u201d 19th ACM\/SIGDA Int. Symp. FPGA, pp.87-95, 2011. 10.1145\/1950413.1950434","DOI":"10.1145\/1950413.1950434"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] M. Tada, K. Okamoto, T. Sakamoto, M. Miyamura, N. Banno, and H. Hada, \u201cPolymer Solid-Electrolyte Switch Embedded on CMOS for Nonvolatile Crossbar Switch,\u201d IEEE Transactions on Electron Devices, vol.58, no.12, pp.4398-4406, Dec. 2011. 10.1109\/ted.2011.2169070","DOI":"10.1109\/TED.2011.2169070"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] N. Banno, M. Tada, T. Sakamoto, M. Miyamura, K. Okamoto, N. Iguchi, T. Nohisa, and H. Hada, \u201cA fast and low-voltage Cu complementary-atom-switch 1Mb array with high-temperature retention,\u201d 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, pp.1-2, 2014. 10.1109\/vlsit.2014.6894437","DOI":"10.1109\/VLSIT.2014.6894437"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] M. Tada, T. Sakamoto, M. Miyamura, N. Banno, K. Okamoto, N. Iguchi, and H. Hada, \u201cImproved Off-State Reliability of Nonvolatile Resistive Switch With Low Programming Voltage,\u201d IEEE Transactions on Electron Devices, vol.59, no.9, pp.2357-2362, Sept. 2012. 10.1109\/ted.2012.2204263","DOI":"10.1109\/TED.2012.2204263"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] G. Lemieux, E. Lee, M. Tom, and A. Yu, \u201cDirectional and single-driver wires in FPGA interconnect,\u201d Proceedings. 2004 IEEE International Conference on Field-Programmable Technology (IEEE Cat. no.04EX921), Brisbane, NSW, Australia, pp.41-48, 2004. 10.1109\/fpt.2004.1393249","DOI":"10.1109\/FPT.2004.1393249"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] X. Bai, Y. Tsuji, T. Sakamoto, A. Morioka, M. Miyamura, M. Tada, N. Banno, K. Okamoto, N. Iguchi, and H. Hada, \u201cArea-Efficient Nonvolatile Carry Chain Based on Pass-Transistor\/Atom-Switch Hybrid Logic,\u201d Japan. J. Appl. Phys., vol.55, no.4S, 04EF01, 2016. 10.7567\/jjap.55.04ef01","DOI":"10.7567\/JJAP.55.04EF01"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] R. Nebashi, N. Banno, M. Miyamura, Y. Tsuji, A. Morioka, X. Bai, K. Okamoto, N. Iguchi, H. Numata, H. Hada, T. Sugibayashi, T. Sakamoto, and M. Tada, \u201cHigh-Density and Fault-Tolerant Cu Atom Switch Technology Toward 28nm-node Nonvolatile Programmable Logic,\u201d 2018 IEEE Symposium on VLSI Technology, Honolulu, HI, pp.127-128, 2018. 10.1109\/vlsit.2018.8510703","DOI":"10.1109\/VLSIT.2018.8510703"},{"key":"17","unstructured":"[17] A. Morioka et al., \u201cStatic Timing Analysis (STA) on NanoBridge based programmable logic,\u201d Proc. 2015 IEICE Society Conference, pp.C-12-1, 2015."},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] H. Yuasa, H. Tsutsui, H. Ochi, and T. Sato, \u201cParallel Acceleration Scheme for Monte Carlo based SSTA using Generalized STA Processing Element,\u201d IEICE Transactions on Electronics, vol.E96-C, no.4, pp.473-481, April 2013. 10.1587\/transele.e96.c.473","DOI":"10.1587\/transele.E96.C.473"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] J. Luu, I. Kuon, P. Jamieson, T. Campbell, A. Ye, W. Fang, K. Kent, and J. Rose, \u201cVPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling,\u201d ACM Trans. Reconfigurable Technol. Syst., vol.4, no.4, Article 32, pp.1-23, Dec. 2011. 10.1145\/2068716.2068718","DOI":"10.1145\/2068716.2068718"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/10\/E105.C_2021FUS0005\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,27]],"date-time":"2024-09-27T20:58:50Z","timestamp":1727470730000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/10\/E105.C_2021FUS0005\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,1]]},"references-count":19,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2021fus0005","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"type":"print","value":"0916-8524"},{"type":"electronic","value":"1745-1353"}],"subject":[],"published":{"date-parts":[[2022,10,1]]},"article-number":"2021FUS0005"}}