{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,3,11]],"date-time":"2024-03-11T23:14:13Z","timestamp":1710198853072},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2022,6,1]]},"DOI":"10.1587\/transele.2021sep0001","type":"journal-article","created":{"date-parts":[[2022,1,18]],"date-time":"2022-01-18T22:09:58Z","timestamp":1642543798000},"page":"270-276","source":"Crossref","is-referenced-by-count":4,"title":["A 16-Bit Parallel Prefix Carry Look-Ahead Kogge-Stone Adder Implemented in Adiabatic Quantum-Flux-Parametron Logic"],"prefix":"10.1587","volume":"E105.C","author":[{"given":"Tomoyuki","family":"TANAKA","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Yokohama National University"}]},{"given":"Christopher L.","family":"AYALA","sequence":"additional","affiliation":[{"name":"Institute of Advancde Sciences, Yokohama National University"}]},{"given":"Nobuyuki","family":"YOSHIKAWA","sequence":"additional","affiliation":[{"name":"Institute of Advancde Sciences, Yokohama National University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] J.C. Hurska, \u201cAs chip design costs skyrocket, 3nm process node is in jeopardy,\u201d Feb. 2019."},{"key":"2","unstructured":"[2] N. Collns, \u201cAs moore's law nears its physical limits, a new generation of brain-like computers comes of age in a stanford lab,\u201d March 2017."},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] N. Takeuchi, K. Ehara, K. Inoue, Y. Yamanashi, and N. Yoshikawa, \u201cMargin and energy dissipation of adiabatic quantum-flux-parametron logic at finite temperature,\u201d IEEE Trans. Appl. Supercond., vol.23, no.3, pp.1700304-1700304, June 2013. 10.1109\/TASC.2012.2232336","DOI":"10.1109\/TASC.2012.2232336"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. Inoue, N. Takeuchi, Y. Yamanashi, and N. Yoshikawa, \u201cSimulation and implementation of an 8-bit carry look-ahead adder using adiabatic quantum-flux-parametron,\u201d 2013 IEEE 14th International Superconductive Electronics Conference (ISEC), pp.1-3, July 2013. 10.1109\/ISEC.2013.6604271","DOI":"10.1109\/ISEC.2013.6604271"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] C.L. Ayala, R. Saito, T. Tanaka, O. Chen, N. Takeuchi, Y. He, and N. Yoshikawa, \u201cA semi-custom design methodology and environment for implementing superconductor adiabatic quantum-flux-parametron microprocessors,\u201d Supercond. Sci. Technol., vol.33, no.5, p.054006, March 2020. 10.1088\/1361-6668\/ab7ec3","DOI":"10.1088\/1361-6668\/ab7ec3"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] C.L. Ayala, T. Tanaka, R. Saito, M. Nozoe, N. Takeuchi, and N. Yoshikawa, \u201cMana: A monolithic adiabatic integration architecture microprocessor using 1.4-zj\/op unshunted superconductor josephson junction devices,\u201d IEEE J. Solid-State Circuits, vol.56, no.4, pp.1152-1165, April 2021. 10.1109\/JSSC.2020.3041338","DOI":"10.1109\/JSSC.2020.3041338"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] C.L. Ayala, T. Tanaka, R. Saito, M. Nozoe, N. Takeuchi, and N. Yoshikawa, \u201cMana: A monolithic adiabatic integration architecture microprocessor using 1.4zj\/op superconductor josephson junction devices,\u201d 2020 IEEE Symposium on VLSI Circuits, pp.1-2, 2020. 10.1109\/VLSICircuits18222.2020.9162792","DOI":"10.1109\/VLSICircuits18222.2020.9162792"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] P.M. Kogge and H.S. Stone, \u201cA parallel algorithm for the efficient solution of a general class of recurrence equations,\u201d IEEE Trans. Comput., vol.C-22, no.8, pp.786-793, Aug. 1973. 10.1109\/TC.1973.5009159","DOI":"10.1109\/TC.1973.5009159"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] C.L. Ayala, N. Takeuchi, Y. Yamanashi, T. Ortlepp, and N. Yoshikawa, \u201cMajority-logic-optimized parallel prefix carry look-ahead adder families using adiabatic quantum-flux-parametron logic,\u201d IEEE Trans. Appl. Supercond., vol.27, no.4, pp.1-7, June 2017. 10.1109\/TASC.2016.2642041","DOI":"10.1109\/TASC.2016.2642041"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] N. Takeuchi, Y. Yamanashi, and N. Yoshikawa, \u201cAdiabatic quantum-flux-parametron cell library adopting minimalist design,\u201d J. Applied Physics, vol.117, no.17, p.173912, May 2015. 10.1063\/1.4919838","DOI":"10.1063\/1.4919838"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] N. Takeuchi, S. Nagasawa, F. China, T. Ando, M. Hidaka, Y. Yamanashi, and N. Yoshikawa, \u201cAdiabatic quantum-flux-parametron cell library designed using a 10 ka cm-2 niobium fabrication process,\u201d Supercond. Sci. Technol., vol.30, no.3, p.035002, March 2017. 10.1088\/1361-6668\/aa52f3","DOI":"10.1088\/1361-6668\/aa52f3"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] T. Tanaka, C.L. Ayala, Q. Xu, R. Saito, and N. Yoshikawa, \u201cFabrication of adiabatic quantum-flux-parametron integrated circuits using an automatic placement tool based on genetic algorithms,\u201d IEEE Trans. Appl. Supercond., vol.29, no.5, pp.1-6, Aug. 2019. 10.1109\/TASC.2019.2900220","DOI":"10.1109\/TASC.2019.2900220"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] Y. Murai, C.L. Ayala, N. Takeuchi, Y. Yamanashi, and N. Yoshikawa, \u201cDevelopment and demonstration of routing and placement EDA tools for large-scale adiabatic quantum-flux-parametron circuits,\u201d IEEE Trans. Appl. Supercond., vol.27, no.6, pp.1-9, Sept. 2017. 10.1109\/TASC.2017.2721965","DOI":"10.1109\/TASC.2017.2721965"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] M. Dorojevets, C.L. Ayala, N. Yoshikawa, and A. Fujimaki, \u201c16-bit wave-pipelined sparse-tree RSFQ adder,\u201d IEEE Trans. Appl. Supercond., vol.23, no.3, pp.1700605-1700605, June 2013. 10.1109\/TASC.2012.2233846","DOI":"10.1109\/TASC.2012.2233846"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] A.Y. Herr, Q.P. Herr, O.T. Oberg, O. Naaman, J.X. Przybysz, P. Borodulin, and S.B. Shauck, \u201cAn 8-bit carry look-ahead adder with 150 ps latency and sub-microwatt power dissipation at 10 GHz,\u201d J. Appl. Phys., vol.113, no.3, p.033911, Jan. 2013. 10.1063\/1.4776713","DOI":"10.1063\/1.4776713"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] R. Celis-Cordova, A.O. Orlov, T. Lu, J.M. Kulick, and G.L. Snider, \u201cDesign of a 16-bit adiabatic microprocessor,\u201d 2019 IEEE Int. Conf. Rebooting Computing (ICRC), pp.1-4, Nov. 2019. 10.1109\/ICRC.2019.8914699","DOI":"10.1109\/ICRC.2019.8914699"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] A. Stillmaker and B. Baas, \u201cScaling equations for the accurate prediction of cmos device performance from 180nm to 7nm,\u201d Integration, vol.58, pp.74-81, June 2017. 10.1016\/j.vlsi.2017.02.002","DOI":"10.1016\/j.vlsi.2017.02.002"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] N. Takeuchi, T. Yamae, C.L. Ayala, H. Suzuki, and N. Yoshikawa, \u201cAn adiabatic superconductor 8-bit adder with 24kBT energy dissipation per junction,\u201d Appl. Phys. Lett., vol.114, no.4, p.042602, Jan. 2019. 10.1063\/1.5080753","DOI":"10.1063\/1.5080753"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] D.S. Holmes, A.L. Ripple, and M.A. Manheimer, \u201cEnergy-efficient superconducting computing \u2014 Power budgets and requirements,\u201d IEEE Trans. Appl. Supercond., vol.23, no.3, pp.1701610-1701610, June 2013. 10.1109\/TASC.2013.2244634","DOI":"10.1109\/TASC.2013.2244634"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] D.E. Kirichenko, S. Sarwana, and A.F. Kirichenko, \u201cZero static power dissipation biasing of RSFQ circuits,\u201d IEEE Trans. Appl. Supercond., vol.21, no.3, pp.776-779, June 2011. 10.1109\/TASC.2010.2098432","DOI":"10.1109\/TASC.2010.2098432"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] N. Takeuchi, K. Arai, and N. Yoshikawa, \u201cDirectly coupled adiabatic superconductor logic,\u201d Supercond. Sci. Technol., vol.33, no.6, p.065002, May 2020. 10.1088\/1361-6668\/ab87ad","DOI":"10.1088\/1361-6668\/ab87ad"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] R. Ishida, N. Takeuchi, T. Yamae, and N. Yoshikawa, \u201cDesign and demonstration of directly coupled quantum-flux-parametron circuits with optimized parameters,\u201d IEEE Trans. Appl. Supercond., vol.31, no.5, pp.1-5, Aug. 2021. 10.1109\/TASC.2021.3059723","DOI":"10.1109\/TASC.2021.3059723"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] Y. He, C.L. Ayala, N. Takeuchi, T. Yamae, Y. Hironaka, A. Sahu, V. Gupta, A. Talalaevskii, D. Gupta, and N. Yoshikawa, \u201cA compact AQFP logic cell design using an 8-metal layer superconductor process,\u201d Supercond. Sci. Technol., vol.33, no.3, p.035010, Feb. 2020. 10.1088\/1361-6668\/ab6feb","DOI":"10.1088\/1361-6668\/ab6feb"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] L. Schindler, R. van Staden, C.J. Fourie, C.L. Ayala, J.A. Coetzee, T. Tanaka, R. Saito, and N. Yoshikawa, \u201cStandard cell layout synthesis for row-based placement and routing of rsfq and aqfp logic families,\u201d 2019 IEEE International Superconductive Electronics Conference (ISEC), pp.1-5, 2019. 10.1109\/ISEC46533.2019.8990962","DOI":"10.1109\/ISEC46533.2019.8990962"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] C.J. Fourie, C.L. Ayala, L. Schindler, T. Tanaka, and N. Yoshikawa, \u201cDesign and characterization of track routing architecture for rsfq and aqfp circuits in a multilayer process,\u201d IEEE Trans. Appl. Supercond., vol.30, no.6, pp.1-9, Sept. 2020. 10.1109\/TASC.2020.2988876","DOI":"10.1109\/TASC.2020.2988876"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] S.K. Tolpygo, V. Bolkhovsky, T.J. Weir, A. Wynn, D.E. Oates, L.M. Johnson, and M.A. Gouker, \u201cAdvanced fabrication processes for superconducting very Large-Scale integrated circuits,\u201d IEEE Trans. Appl. Supercond., vol.26, no.3, pp.1-10, April 2016. 10.1109\/TASC.2016.2519388","DOI":"10.1109\/TASC.2016.2519388"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] Y. He, N. Takeuchi, and N. Yoshikawa, \u201cLow-latency power-dividing clocking scheme for adiabatic quantum-flux-parametron logic,\u201d Appl. Phys. Lett., vol.116, no.18, p.182602, May 2020. 10.1063\/5.0005612","DOI":"10.1063\/5.0005612"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] N. Takeuchi, M. Nozoe, Y. He, and N. Yoshikawa, \u201cLow-latency adiabatic superconductor logic using delay-line clocking,\u201d Appl. Phys. Lett., vol.115, no.7, p.072601, Aug. 2019. 10.1063\/1.5111599","DOI":"10.1063\/1.5111599"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] R. Saito, C.L. Ayala, and N. Yoshikawa, \u201cBuffer reduction via n-phase clocking in adiabatic quantum-flux-parametron benchmark circuits,\u201d IEEE Trans. Appl. Supercond., vol.31, no.6, pp.1-8, Sept. 2021. 10.1109\/TASC.2021.3073837","DOI":"10.1109\/TASC.2021.3073837"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] V. Pudi and K. Sridharan, \u201cNew decomposition theorems on majority logic for low-delay adder designs in quantum dot cellular automata,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.59, no.10, pp.678-682, Oct. 2012. 10.1109\/TCSII.2012.2213356","DOI":"10.1109\/TCSII.2012.2213356"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] V. Pudi and K. Sridharan, \u201cLow complexity design of ripple carry and Brent-Kung adders in QCA,\u201d IEEE Trans. Nanotechnology, vol.11, no.1, pp.105-119, Jan. 2012. 10.1109\/TNANO.2011.2158006","DOI":"10.1109\/TNANO.2011.2158006"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/6\/E105.C_2021SEP0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,4]],"date-time":"2022-06-04T04:13:59Z","timestamp":1654316039000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/6\/E105.C_2021SEP0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,1]]},"references-count":31,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2021sep0001","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6,1]]},"article-number":"2021SEP0001"}}