{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T16:10:57Z","timestamp":1726503057865},"reference-count":25,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2022,6,1]]},"DOI":"10.1587\/transele.2021sep0004","type":"journal-article","created":{"date-parts":[[2022,1,18]],"date-time":"2022-01-18T22:10:31Z","timestamp":1642543831000},"page":"277-282","source":"Crossref","is-referenced-by-count":0,"title":["Adiabatic Quantum-Flux-Parametron with Delay-Line Clocking Using Square Excitation Currents"],"prefix":"10.1587","volume":"E105.C","author":[{"given":"Taiki","family":"YAMAE","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, Yokohama National University"},{"name":"Japan Society for the Promotion of Science"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoki","family":"TAKEUCHI","sequence":"additional","affiliation":[{"name":"Research Center for Emerging Computing Technologies, the National Institute of Advanced Industrial Science and Technology (AIST)"},{"name":"Institute of Advanced Sciences, Yokohama National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nobuyuki","family":"YOSHIKAWA","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Yokohama National University"},{"name":"Institute of Advanced Sciences, Yokohama National University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] R. Kashima, I. Nagaoka, M. Tanaka, T. Yamashita, and A. Fujimaki, \u201c64-GHz datapath demonstration for bit-parallel SFQ microprocessors based on a gate-level-pipeline structure,\u201d IEEE Trans. Appl. Supercond., vol.31, no.5, 1301006, Aug. 2021. 10.1109\/tasc.2021.3061353","DOI":"10.1109\/TASC.2021.3061353"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Ishida, I. Byun, I. Nagaoka, K. Fukumitsu, M. Tanaka, S. Kawakami, T. Tanimoto, T. Ono, J. Kim, and K. Inoue, \u201cSuperNPU: An extremely fast neural processing unit using superconducting logic devices,\u201d 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp.58-72, Oct. 2020. 10.1109\/micro50266.2020.00018","DOI":"10.1109\/MICRO50266.2020.00018"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S. Miyajima, M. Yabuno, S. Miki, and H. Terai, \u201cSingle-flux-quantum based event-driven encoder for large-pixel superconducting nanowire single-photon detector array,\u201d IEEE Trans. Appl. Supercond., vol.29, no.5, 2200804, Aug. 2019. 10.1109\/tasc.2019.2899845","DOI":"10.1109\/TASC.2019.2899845"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] A.F. Kirichenko, I.V. Vernik, M.Y. Kamkar, J. Walter, M. Miller, L.R. Albu, and O.A. Mukhanov, \u201cERSFQ 8-bit parallel arithmetic logic unit,\u201d IEEE Trans. Appl. Supercond., vol.29, no.5, 1302407, Aug. 2019. 10.1109\/tasc.2019.2904484","DOI":"10.1109\/TASC.2019.2904484"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] M.E. \u00c7elik, T.V. Filippov, D. Kirichenko, M. Habib, A. Talalaevskii, A. Sahu, and D. Gupta, \u201c25-GHz operation of ERSFQ time-to-digital converter,\u201d IEEE Trans. Appl. Supercond., vol.31, no.5, 1301805, Aug. 2021. 10.1109\/tasc.2021.3065282","DOI":"10.1109\/TASC.2021.3065282"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] A.Y. Herr, Q.P. Herr, O.T. Oberg, O. Naaman, J.X. Przybysz, P. Borodulin, and S.B. Shauck, \u201cAn 8-bit carry look-ahead adder with 150ps latency and sub-microwatt power dissipation at 10GHz,\u201d J. Appl. Phys., vol.113, no.3, 033911, Jan. 2013. 10.1063\/1.4776713","DOI":"10.1063\/1.4776713"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] I. Nagaoka, K. Ishida, M. Tanaka, K. Sano, T. Yamashita, T. Ono, K. Inoue, and A. Fujimaki, \u201cDemonstration of a 52-GHz bit-parallel multiplier using low-voltage rapid single-flux-quantum logic,\u201d IEEE Trans. Appl. Supercond., vol.31, no.5, 1302505, Aug. 2021. 10.1109\/tasc.2021.3071996","DOI":"10.1109\/TASC.2021.3071996"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] N. Takeuchi, D. Ozawa, Y. Yamanashi, and N. Yoshikawa, \u201cAn adiabatic quantum flux parametron as an ultra-low-power logic device,\u201d Supercond. Sci. Technol., vol.26, no.3, 035010, March 2013. 10.1088\/0953-2048\/26\/3\/035010","DOI":"10.1088\/0953-2048\/26\/3\/035010"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] K. Loe and E. Goto, \u201cAnalysis of flux input and output Josephson pair device,\u201d IEEE Trans. Magn., vol.21, no.2, pp.884-887, March 1985. 10.1109\/tmag.1985.1063734","DOI":"10.1109\/TMAG.1985.1063734"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] M. Hosoya, W. Hioe, J. Casas, R. Kamikawai, Y. Harada, Y. Wada, H. Nakane, R. Suda, and E. Goto, \u201cQuantum flux parametron: A single quantum flux device for Josephson supercomputer,\u201d IEEE Trans. Appl. Supercond., vol.1, no.2, pp.77-89, June 1991. 10.1109\/77.84613","DOI":"10.1109\/77.84613"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] K. Likharev, \u201cDynamics of some single flux quantum devices: I. Parametric quantron,\u201d IEEE Trans. Magn., vol.13, no.1, pp.242-244, Jan. 1977. 10.1109\/tmag.1977.1059351","DOI":"10.1109\/TMAG.1977.1059351"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J.G. Koller and W.C. Athas, \u201cAdiabatic switching, low energy computing, and the physics of storing and erasing information,\u201d Workshop on Physics and Computation, pp.267-270, 1992. 10.1109\/phycmp.1992.615554","DOI":"10.1109\/PHYCMP.1992.615554"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] C.L. Ayala, T. Tanaka, R. Saito, M. Nozoe, N. Takeuchi, and N. Yoshikawa, \u201cMANA: A Monolithic Adiabatic iNtegration Architecture microprocessor using 1.4-zj\/op unshunted superconductor Josephson junction devices,\u201d IEEE J. Solid-State Circuits, vol.56, no.4, pp.1152-1165, April 2021. 10.1109\/jssc.2020.3041338","DOI":"10.1109\/JSSC.2020.3041338"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] J. Casas, R. Kamikawai, and E. Goto, \u201cHigh-frequency operation of quantum flux parametron (QFP) based shift registers and frequency prescalers,\u201d IEEE J. Solid-State Circuits, vol.27, no.1, pp.97-105, Jan. 1992. 10.1109\/4.109561","DOI":"10.1109\/4.109561"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] W. Hioe, M. Hosoya, S. Kominami, H. Yamada, R. Mita, and K. Takagi, \u201cDesign and operation of a quantum flux parametron bit-slice ALU,\u201d IEEE Trans. Appl. Supercond., vol.5, no.2, pp.2992-2995, June 1995. 10.1109\/77.403221","DOI":"10.1109\/77.403221"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] N. Takeuchi, S. Nagasawa, F. China, T. Ando, M. Hidaka, Y. Yamanashi, and N. Yoshikawa, \u201cAdiabatic quantum-flux-parametron cell library designed using a 10kA cm<sup>-2<\/sup> niobium fabrication process,\u201d Supercond. Sci. Technol., vol.30, no.3, 035002, March 2017. 10.1088\/1361-6668\/aa52f3","DOI":"10.1088\/1361-6668\/aa52f3"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] N. Takeuchi, C.L. Ayala, O. Chen, and N. Yoshikawa, \u201cA feedback-friendly large-scale clocking scheme for adiabatic quantum-flux-parametron logic datapaths,\u201d IEEE Trans. Appl. Supercond., vol.29, no.5, 1302505, Aug. 2019. 10.1109\/tasc.2019.2904480","DOI":"10.1109\/TASC.2019.2904480"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] N. Takeuchi, M. Nozoe, Y. He, and N. Yoshikawa, \u201cLow-latency adiabatic superconductor logic using delay-line clocking,\u201d Appl. Phys. Lett., vol.115, no.7, 072601, Aug. 2019. 10.1063\/1.5111599","DOI":"10.1063\/1.5111599"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] T. Yamae, N. Takeuchi, and N. Yoshikawa, \u201cAdiabatic quantum-flux-parametron with delay-line clocking: Logic gate demonstration and phase skipping operation,\u201d Supercond. Sci. Technol., vol.34, no.12, 125002, 2021. 10.1088\/1361-6668\/ac2e9f","DOI":"10.1088\/1361-6668\/ac2e9f"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] N. Takeuchi, T. Yamashita, S. Miyajima, S. Miki, N. Yoshikawa, and H. Terai, \u201cAdiabatic quantum-flux-parametron interface for the readout of superconducting nanowire single-photon detectors,\u201d Opt. Express, vol.25, no.26, pp.32650-32658, Dec. 2017. 10.1364\/oe.25.032650","DOI":"10.1364\/OE.25.032650"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] G.N. Gol&apos;tsman, O. Okunev, G. Chulkova, A. Lipatov, A. Semenov, K. Smirnov, B. Voronov, A. Dzardanov, C. Williams, and R. Sobolewski, \u201cPicosecond superconducting single-photon optical detector,\u201d Appl. Phys. Lett., vol.79, no.6, pp.705-707, Aug. 2001. 10.1063\/1.1388868","DOI":"10.1063\/1.1388868"},{"key":"22","unstructured":"[22] E.S. Fang and T. Van Duzer, \u201cA Josephson integrated circuit simulator (JSIM) for superconductive electronics application,\u201d Extended Abstracts of Int. Superconductivity Electronics Conf., Tokyo, Japan, pp.407-410, June 1989."},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] N. Takeuchi, T. Yamae, C.L. Ayala, H. Suzuki, and N. Yoshikawa, \u201cAn adiabatic superconductor 8-bit adder with 24<i>k<\/i><sub>B<\/sub><i>T<\/i> energy dissipation per junction,\u201d Appl. Phys. Lett., vol.114, no.4, 042602, Jan. 2019. 10.1063\/1.5080753","DOI":"10.1063\/1.5080753"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] N. Takeuchi, H. Suzuki, and N. Yoshikawa, \u201cMeasurement of low bit-error-rates of adiabatic quantum-flux-parametron logic using a superconductor voltage driver,\u201d Appl. Phys. Lett., vol.110, no.20, 202601, May 2017. 10.1063\/1.4983351","DOI":"10.1063\/1.4983351"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] H. Suzuki, N. Takeuchi, and N. Yoshikawa, \u201cDevelopment of the wideband cryoprobe for evaluating superconducting integrated circuits,\u201d IEICE Trans. Electron. (Japanese Edition), vol.J104-C, no.6, pp.193-201, June 2021. 10.14923\/transelej.2020JCI0013","DOI":"10.14923\/transelej.2020JCI0013"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/6\/E105.C_2021SEP0004\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,16]],"date-time":"2024-09-16T15:08:51Z","timestamp":1726499331000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/6\/E105.C_2021SEP0004\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,1]]},"references-count":25,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2021sep0004","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"type":"print","value":"0916-8524"},{"type":"electronic","value":"1745-1353"}],"subject":[],"published":{"date-parts":[[2022,6,1]]},"article-number":"2021SEP0004"}}