{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:15:10Z","timestamp":1780355710099,"version":"3.54.1"},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2022,6,1]]},"DOI":"10.1587\/transele.2021sep0005","type":"journal-article","created":{"date-parts":[[2021,12,2]],"date-time":"2021-12-02T22:09:30Z","timestamp":1638482970000},"page":"245-250","source":"Crossref","is-referenced-by-count":7,"title":["32-Bit ALU with Clockless Gates for RSFQ Bit-Parallel Processor"],"prefix":"10.1587","volume":"E105.C","author":[{"given":"Takahiro","family":"KAWAGUCHI","sequence":"first","affiliation":[{"name":"Graduate School of Informatics, Kyoto University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naofumi","family":"TAKAGI","sequence":"additional","affiliation":[{"name":"Graduate School of Informatics, Kyoto University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K.K. Likharev and V.K. Semenov, \u201cRSFQ logic\/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems,\u201d IEEE Trans. Appl. Supercond., vol.1, no.1, pp.2-28, March 1991. 10.1109\/77.80745","DOI":"10.1109\/77.80745"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] O.A. Mukhanov, \u201cEnergy-efficient single flux quantum technology,\u201d IEEE Trans. Appl. Supercond., vol.21, no.3, pp.760-769, June 2011. 10.1109\/TASC.2010.2096792","DOI":"10.1109\/TASC.2010.2096792"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D.E. Kirichenko, S. Sarwana, and A.F. Kirichenko, \u201cZero static power dissipation biasing of RSFQ circuits,\u201d IEEE Trans. Appl. Supercond., vol.21, no.3, pp.776-779, June 2011. 10.1109\/TASC.2010.2098432","DOI":"10.1109\/TASC.2010.2098432"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Tanaka, A. Kitayama, T. Koketsu, M. Ito, and A. Fujimaki, \u201cLow-energy consumption RSFQ circuits driven by low voltages,\u201d IEEE Trans. Appl. Supercond., vol.23, no.3, #1701104, June 2013. 10.1109\/TASC.2013.2240555","DOI":"10.1109\/TASC.2013.2240555"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] V.K. Semenov, Y.A. Polyakov, and S.K. Tolpygo, \u201cAC-biased shift registers as Fabrication process benchmark circuits and flux trapping diagnostic tool,\u201d IEEE Trans. Appl. Supercond., vol.27, no.4, #1301409, June 2017. 10.1109\/TASC.2017.2669585","DOI":"10.1109\/TASC.2017.2669585"},{"key":"6","unstructured":"[6] IARPA, \u201cCryogenic Computing Complexity (C3),\u201d https:\/\/www.iarpa.gov\/index.php\/research-programs\/c3"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. Dorojevets, P. Bunyk, and D. Zinoviev, \u201cFLUX Chip: Design of a 20-GHz 16-bit ultrapipelined RSFQ processor prototype based on 1.75-\u00b5 m LTS technology,\u201d IEEE Trans. Appl. Supercond., vol.11, no.1, pp.326-332, March 2001. 10.1109\/77.919349","DOI":"10.1109\/77.919349"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] N. Yoshikawa, F. Matsuzaki, N. Nakajima, K. Fujiwara, K. Yoda, and K. Kawasaki, \u201cDesign and component test of a tiny processor based on the SFQ Technology,\u201d IEEE Trans. Appl. Supercond., vol.13, no.2, pp.441-445, June 2003. 10.1109\/TASC.2003.813892","DOI":"10.1109\/TASC.2003.813892"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Tanaka, F. Matsuzaki, T. Kondo, N. Nakajima, Y. Yamanashi, A. Fujimaki, H. Hayakawa, N. Yoshikawa, H. Terai, and S. Yoyozu, \u201cA single-flux-quantum logic prototype microprocessor,\u201d Tech. Digest of 2004 IEEE International Solid-State Circuits Conference (ISSCC 2004), pp.298-299, Feb. 2004. 10.1109\/ISSCC.2004.1332714","DOI":"10.1109\/ISSCC.2004.1332714"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] Y. Yamanashi, M. Tanaka, A. Akimoto, H. Park, Y. Kamiya, N. Irie, N. Yoshikawa, A. Fujimaki, H. Terai, and Y. Hashimoto, \u201cDesign and implementation of a pipelined bit-serial SFQ microprocessor, CORE1\u03b2,\u201d IEEE Trans. Appl. Supercond., vol.17, no.2, pp.474-477, June 2007. 10.1109\/TASC.2007.898606","DOI":"10.1109\/TASC.2007.898606"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Y. Nobumori, T. Nishigai, K. Nakamiya, N. Yoshikawa, A. Fujimaki, H. Terai, and S. Yorozu, \u201cDesign and implementation of a fully asynchronous SFQ microprocessor: SCRAM2,\u201d IEEE Trans. Appl. Supercond., vol.17, no.2, pp.478-481, June 2007. 10.1109\/TASC.2007.898658","DOI":"10.1109\/TASC.2007.898658"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] M. Dorojevets, C.L. Ayala, and A.K. Kasperek, \u201cData-flow microarchitecture for wide datapath RSFQ processors: Design study,\u201d IEEE Trans. Appl. Supercond., vol.21, no.3, pp.787-791, June 2011. 10.1109\/TASC.2010.2087410","DOI":"10.1109\/TASC.2010.2087410"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] G. Tang, K. Takata, M. Tanaka, A. Fujimaki, K. Takagi, and N. Takagi, \u201c4-bit bit-slice arithmetic logic unit for 32-bit RSFQ microprocessors,\u201d IEEE Trans. Appl. Supercond., vol.26, no.1, #1300106, Jan. 2016. 10.1109\/TASC.2015.2507125","DOI":"10.1109\/TASC.2015.2507125"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] Y. Ando, R. Sato, M. Tanaka, K. Takagi, N. Takagi, and A. Fujimaki, \u201cDesign and Demonstration of an 8-bit Bit-Serial RSFQ Microprocessor: CORE e4,\u201d IEEE Trans. Appl. Superconductivity, vol.26, no.5, #1301205, Aug. 2016. 10.1109\/TASC.2016.2565609","DOI":"10.1109\/TASC.2016.2565609"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] R. Sato, Y. Hatanaka, Y. Ando, M. Tanaka, A. Fujimaki, K. Takagi, and N. Takagi, \u201cHigh-speed operation of random-access-memory-embedded microprocessor with minimal instruction set architecture based on rapid single-flux-quantum logic,\u201d IEEE Trans. Appl. Supercond., vol.27, no.4, #1300505, June 2017. 10.1109\/TASC.2016.2642049","DOI":"10.1109\/TASC.2016.2642049"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] M. Tanaka, H. Akaike, A. Fujimaki, Y. Yamanashi, N. Yoshikawa, S. Nagasawa, K. Takagi, and N. Takagi, \u201c100-GHz single-flux-quantum bit-serial adder based on 10-kA\/cm<sup>2<\/sup> niobium process,\u201d IEEE Trans. Appl. Supercond., vol.21, no.3, pp.792-796, June 2011. 10.1109\/TASC.2010.2101034","DOI":"10.1109\/TASC.2010.2101034"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] S.N. Shahsavani, T.-R. Lin, A. Shafaei, C.J. Fourie, and M. Pedram, \u201cAn integrated row-based cell placement and interconnect synthesis tool for large SFQ logic circuits,\u201d IEEE Trans. Appl. Supercond., vol.27, no.4, #1302008, June 2017. 10.1109\/TASC.2017.2675889","DOI":"10.1109\/TASC.2017.2675889"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] N.K. Katam and M. Pedram, \u201cLogic optimization, complex cell design, and retiming of single flux quantum circuits,\u201d IEEE Trans. Appl. Supercond., vol.28, no.7, #1301409, Oct. 2018. 10.1109\/TASC.2018.2856833","DOI":"10.1109\/TASC.2018.2856833"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] S.N. Shahsavani and M. Pedram, \u201cA minimum-skew clock tree synthesis algorithm for single flux quantum logic circuits,\u201d IEEE Trans. Appl. Supercond., vol.29, no.8, #1303513, Dec. 2019. 10.1109\/TASC.2019.2943930","DOI":"10.1109\/TASC.2019.2943930"},{"key":"20","unstructured":"[20] O.A. Mukhanov and A.F. Kirichenko, \u201cA superconductive high-resolution time-to-digital converter,\u201d Proc. Extended Abstracts 7th Int. Supercond. Electron. Conf. (ISEC1999), pp.353-355, June 21-25, 1999."},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] S.B. Kaplan, A.F. Kirichenko, O.A. Mukhanov, and S. Sarvana, \u201cA prescaler circuit for a superconductive time-to-digital converter,\u201d IEEE Trans. Appl. Supercond., vol.11, no.1, pp.513-516, March 2001. 10.1109\/77.919395","DOI":"10.1109\/77.919395"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] T. Kawaguchi, M. Tanaka, K. Takagi, and N. Takagi, \u201cDemonstration of an 8-bit SFQ carry look-ahead adder using clockless logic cells,\u201d Proc. 15th International Superconductive Electronics Conference (ISEC2015), pp.1-3, 2015. 10.1109\/ISEC.2015.7383439","DOI":"10.1109\/ISEC.2015.7383439"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] T. Kawaguchi, M. Tanaka, K. Takagi, and N. Takagi, \u201cRapid single-flux-quantum logic circuits using clockless gates,\u201d IEEE Trans. Appl. Supercond., vol.31, no.4, #1302407, June 2011. 10.1109\/TASC.2021.3068960","DOI":"10.1109\/TASC.2021.3068960"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] S.V. Rylov, \u201cClockless dynamic SFQ AND gate with high input skew tolerance,\u201d IEEE Trans. Appl. Supercond., vol.29, no.5, #1300805, Aug. 2019. 10.1109\/TASC.2019.2896137","DOI":"10.1109\/TASC.2019.2896137"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] T. Filippov, M. Dorojevets, A. Sahu, A. Kirichenko, C. Ayala, and O. Mukhanov, \u201c8-bit asynchronous wave-pipelined RSFQ arithmetic-logic unit,\u201d IEEE Trans. Appl. Supercond., vol.21, no.3, pp.847-851, June 2011. 10.1109\/TASC.2010.2103918","DOI":"10.1109\/TASC.2010.2103918"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] M. Dorojevets, C.L. Ayala, N. Yoshikawa, and A. Fujimaki, \u201c8-bit asynchronous sparse-tree superconductor RSFQ arithmetic-logic unit with a rich set of operations,\u201d IEEE Trans. Appl. Supercond., vol.23, no.3, #1700104, June 2013. 10.1109\/TASC.2012.2229334","DOI":"10.1109\/TASC.2012.2229334"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] M. Dorojevets, C.L. Ayala, N. Yoshikawa, and A. Fujimaki, \u201c16-bit wave-pipelined sparse-tree RSFQ adder,\u201d IEEE Trans. Appl. Supercond., vol.23, no.3, #1700605, June 2013. 10.1109\/TASC.2012.2233846","DOI":"10.1109\/TASC.2012.2233846"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Y. Yamanashi, T. Kainuma, N. Yoshikawa, I. Kataeva, H. Akaike, A. Fujimaki, M. Tanaka, N. Takagi, S. Nagasawa, and M. Hidaka, \u201c100 GHz demonstrations based on the single-flux-quantum cell library for the 10 ka\/cm<sup>2<\/sup> Nb multi-layer process,\u201d IEICE Trans. Electron., vol.E93-C, no.4, pp.440-444, April 2010. 10.1587\/transele.E93.C.440","DOI":"10.1587\/transele.E93.C.440"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] S. Nagasawa, T. Satoh, K. Hinode, Y. Kitagawa, M. Hidaka, H. Akaike, A. Fujimaki, K. Takagi, N. Takagi, and N. Yoshikawa, \u201cNew Nb multi-layer fabrication process for large-scale SFQ circuits,\u201d Physica C: Superconductivity and Its Applications, vol.469, no.15-20, pp.1578-1584, Oct. 2009. 10.1016\/j.physc.2009.05.219","DOI":"10.1016\/j.physc.2009.05.219"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] T. Kawaguchi, K. Takagi, and N. Takagi, \u201cA verification method for single-flux-quantum circuits using delay-based time frame model,\u201d IEICE Trans. Fundamentals, vol.E98-C, no.12, pp.2556-2564, Dec. 2015. 10.1587\/transfun.E98.A.2556","DOI":"10.1587\/transfun.E98.A.2556"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] P. Kogge and H.S. Stone, \u201cA parallel algorithm for the efficient solution of a general class of recurrence equations,\u201d IEEE Trans. Comput., vol.C-22, no.9, pp.786-793, Aug. 1973. 10.1109\/TC.1973.5009159","DOI":"10.1109\/TC.1973.5009159"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] J. Sklansky, \u201cConditional-sum addition logic,\u201d IRE Trans. Electron. Comput., vol.EC-9, no.2, pp.226-231, June 1960. 10.1109\/TEC.1960.5219822","DOI":"10.1109\/TEC.1960.5219822"},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] S. Mathew, M. Anders, R.K. Krishnamurthy, and S. Borkar, \u201cA 4-GHz 130-nm address generation unit with 32-bit sparse-tree adder core,\u201d IEEE J. Solid-State Circuits, vol.38, no.5, pp.689-695, May 2003. 10.1109\/JSSC.2003.810056","DOI":"10.1109\/JSSC.2003.810056"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/6\/E105.C_2021SEP0005\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,13]],"date-time":"2024-09-13T17:08:51Z","timestamp":1726247331000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/6\/E105.C_2021SEP0005\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,1]]},"references-count":33,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2021sep0005","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6,1]]},"article-number":"2021SEP0005"}}