{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,7]],"date-time":"2025-06-07T04:17:48Z","timestamp":1749269868318},"reference-count":26,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2022,6,1]]},"DOI":"10.1587\/transele.2021ses0001","type":"journal-article","created":{"date-parts":[[2022,1,18]],"date-time":"2022-01-18T22:10:44Z","timestamp":1642543844000},"page":"296-299","source":"Crossref","is-referenced-by-count":4,"title":["Evaluation of a True Random Number Generator Utilizing Timing Jitters in RSFQ Logic Circuits"],"prefix":"10.1587","volume":"E105.C","author":[{"given":"Kenta","family":"SATO","sequence":"first","affiliation":[{"name":"The University of Electro-Communications"}]},{"given":"Naonori","family":"SEGA","sequence":"additional","affiliation":[{"name":"The University of Electro-Communications"}]},{"given":"Yuta","family":"SOMEI","sequence":"additional","affiliation":[{"name":"The University of Electro-Communications"}]},{"given":"Hiroshi","family":"SHIMADA","sequence":"additional","affiliation":[{"name":"The University of Electro-Communications"}]},{"given":"Takeshi","family":"ONOMI","sequence":"additional","affiliation":[{"name":"Fukuoka Institute of Technology"}]},{"given":"Yoshinao","family":"MIZUGAKI","sequence":"additional","affiliation":[{"name":"The University of Electro-Communications"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K. Nakajima and Y. Onodera, \u201cLogic design of Josephson network,\u201d J. Appl. Phys., vol.47, no.4, pp.1620-1627, April 1976. DOI: 10.1063\/1.322782 10.1063\/1.322782","DOI":"10.1063\/1.322782"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K. Nakajima and Y. Onodera, \u201cLogic design of Josephson network. II,\u201d J. Appl. Phys., vol.49, no.5, pp.2958-2963, May 1978. DOI: 10.1063\/1.325138 10.1063\/1.325138","DOI":"10.1063\/1.325138"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] O.A. Mukhanov, V.K. Semenov, and K.K. Likharev, \u201cUltimate performance of the RSFQ logic circuits,\u201d IEEE Trans. Magn., vol.MAG-23, no.2, pp.759-762, March 1987. DOI: 10.1109\/TMAG.1987.1064951 10.1109\/TMAG.1987.1064951","DOI":"10.1109\/TMAG.1987.1064951"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] K.K. Likharev and V.K. Semenov, \u201cRSFQ logic\/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems,\u201d IEEE Trans. Appl. Supercond., vol.1, no.1, pp.3-28, March 1991. DOI: 10.1109\/77.80745 10.1109\/77.80745","DOI":"10.1109\/77.80745"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] H. Hayakawa, N. Yoshikawa, S. Yorozu, and A. Fujimaki, \u201cSuperconducting Digital Electronics,\u201d IEEE, vol.92, no.10, pp.1549-1563, Sept. 2004. DOI: 10.1109\/JPROC.2004.833658 10.1109\/JPROC.2004.833658","DOI":"10.1109\/JPROC.2004.833658"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] N.K. Katam, J. Kawa and M. Pedram, \u201cChallenges and the status of superconducting single flux quantum technology,\u201d March 2019 Design, Automation &amp; Test in Europe Conference &amp; Exhibition, pp.1781-1787, Sept. 2019. DOI: 10.23919\/DATE.2019.8747356 10.23919\/DATE.2019.8747356","DOI":"10.23919\/DATE.2019.8747356"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. Tanaka, F. Matsuzaki, T. Kondo, N. Nakajima, Y. Yamanashi, A. Fujimaki, H. Hayakawa, N. Yoshikawa, H. Terai, and S. Yorozu, \u201cA single-flux-quantum logic prototype microprocessor,\u201d 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519), pp.298-529, Sept. 2004. DOI: 10.1109\/ISSCC.2004.1332714 10.1109\/ISSCC.2004.1332714","DOI":"10.1109\/ISSCC.2004.1332714"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Yamanashi, T. Kainuma, N. Yoshikawa, I. Kataeva, H. Akaike, A. Fujimaki, M. Tanaka, N. Takagi, S. Nagasawa, M. Hidaka, \u201c100 GHz demonstrations based on the single-flux-quantum cell library for the 10 kA\/cm<sup>2<\/sup> Nb multi-layer process,\u201d IEICE Trans. electron., vol.E93-C, no.4, pp.440-444, April 2010. DOI: 10.1587\/transele.E93.C.440 10.1587\/transele.E93.C.440","DOI":"10.1587\/transele.E93.C.440"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] I. Nagaoka, M. Tanaka, K. Inoue and A. Fujimaki, \u201cA 48GHz 5.6mW gate-level-pipelined multiplier using single-flux quantum logic,\u201d 2019 IEEE International Solid-State Circuits Conference, pp.460-462, Feb. 2019. DOI:10.1109\/ISSCC.2019.8662351 10.1109\/ISSCC.2019.8662351","DOI":"10.1109\/ISSCC.2019.8662351"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J.H. Kang, J.X. Przybysz, S.S. Martinet, A.H. Worsham, D.L. Miller, J.D. McCambridge, \u201c3.69 GHz single flux quantum pseudorandom bit sequence generator fabricated with Nb\/AlO<i><sub>x<\/sub><\/i>\/Nb,\u201d IEEE Trans. Appl. Supercond., vol.7, no.2, pp.2673-2676, June 1997. DOI: 10.1109\/77.621789 10.1109\/77.621789","DOI":"10.1109\/77.621789"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Y. Yamanashi and N. Yoshikawa, \u201cSuperconductive Random Number Generator Using Thermal Noises in SFQ Circuits\u201d IEEE Trans. Appl. Supercond., vol.19, no.3, pp.630-633, June 2009. DOI: 10.1109\/TASC.2009.2019294 10.1109\/TASC.2009.2019294","DOI":"10.1109\/TASC.2009.2019294"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] A. Akahori, N. Takeuchi, N. Mori, Y. Suzuki, F. Furuta, A. Fujimaki, and H. Hayakawa, \u201cDemonstration of 17 GHz operation of M-code generator based on SFQ with resettable latch,\u201d IEEE Trans. Appl. Supercond., vol.11, no.1, pp.521-524, March 2001. DOI: 10.1109\/77.919397 10.1109\/77.919397","DOI":"10.1109\/77.919397"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] X. Zhou, S. Xu, P. Rott, C.A. Mancini, and M.J. Feldman, \u201c50 GHz RSFQ pseudo-random number generator design,\u201d IEEE Trans. Appl. Supercond., vol.11, no.1, pp.617-620, March 2001. DOI: 10.1109\/77.919420 10.1109\/77.919420","DOI":"10.1109\/77.919420"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] T. Yamada, M. Maezawa, and C. Urano, \u201cDesign and test of component circuits of an integrated quantum voltage noise source for Johnson noise thermometry,\u201d Physica C, vol.518, pp.85-88, Nov. 2015. DOI: 10.1016\/j.physc.2015.02.046 10.1016\/j.physc.2015.02.046","DOI":"10.1016\/j.physc.2015.02.046"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Y. Mizugaki, Y. Mutoh, Y. Urai, K. Sawada, and T. Watanabe, \u201cThree parallel generation of a 4-bit M-sequence using single-flux-quantum digital circuits,\u201d IEEE Trans. Appl. Supercond., vol.26, no.5, 1300504, Aug. 2016. DOI: 10.1109\/TASC.2016.2536737 10.1109\/TASC.2016.2536737","DOI":"10.1109\/TASC.2016.2536737"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] T. Sugiura, Y. Yamanashi, N. Yoshikawa, \u201cDemonstration of 30 Gbit\/s generation of superconductive true random number generator,\u201d IEEE Trans. Appl. Supercond., vol.21, no.3, pp.843-846, Dec. 2010. DOI: 10.1109\/TASC.2010.2092401 10.1109\/TASC.2010.2092401","DOI":"10.1109\/TASC.2010.2092401"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] T. Onomi and Y. Mizugaki, \u201cHardware random number generator using josephson oscillation and SFQ logic circuits\u201d IEEE Trans. Appl. Supercond., vol.30, no.7, 1301305, Oct. 2020. DOI: 10.1109\/TASC.2020.2992248 10.1109\/TASC.2020.2992248","DOI":"10.1109\/TASC.2020.2992248"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] S. Yorozu, Y. Kameda, H. Terai, A. Fujimaki, T. Yamada, and S. Tahara,\u201cA single flux quantum standard logic cell library,\u201d Physica C, vol.378-381, pp.1471-1474, 2002. DOI: 10.1016\/S0921-4534(02)01759-8 10.1016\/S0921-4534(02)01759-8","DOI":"10.1016\/S0921-4534(02)01759-8"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] S. Nagasawa, S. Hashimoto, Y. Numata, and S. Tahara, \u201cA 380 ps, 9.5 mW Josephson 4-Kbit RAM operated at a high bit yield,\u201d IEEE Trans. Appl. Supercond., vol.5, no.2, pp.2447-2452, June, 1995. DOI: 10.1109\/77.403086 10.1109\/77.403086","DOI":"10.1109\/77.403086"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] National Institute of Standards and Technology (NIST), \u201cSecurity requirements for cryptographic modules,\u201d Federal Information Processing Standards Publication, Dec. 2002. DOI: 10.6028\/NIST.FIPS.140-2 10.6028\/NIST.FIPS.140-2","DOI":"10.6028\/NIST.FIPS.140-2"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] N. Takeuchi, S. Nagasawa, F. China, T. Ando, M. Hidaka, Y. Yamanashi, and N. Yoshikawa, \u201cAdiabatic quantum-flux-parametron cell library designed using a 10 kAcm<sup>-2<\/sup> niobium fabrication process,\u201d Supercond. Sci. Technol., vol.30, no.3, Art. No. 035002, Jan. 2017. DOI: 10.1088\/1361-6668\/aa52f3 10.1088\/1361-6668\/aa52f3","DOI":"10.1088\/1361-6668\/aa52f3"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] P.I. Bunyk, A. Oliva, V.K. Semenov, M. Bhushan, K.K. Likharev, and J.E. Lukens, \u201cHigh-speed single-flux-quantum circuit using planarized niobium-trilayer Josephson junction technology,\u201d Appl. Phys. Lett., vol.66, no.5, pp.646-648, Jan. 1995. DOI: 10.1063\/1.114147 10.1063\/1.114147","DOI":"10.1063\/1.114147"},{"key":"23","unstructured":"[23] E.S. Fang, \u201cA josephson integrated circuit simulator (jsim) for superconductive electronics application,\u201d Extended Abstracts of 1989 Int. Conf. (The Japan Society of Appl. Phys., Tokyo, 1989), 1989."},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] L. Bassham, A. Rukhin, J. Soto, J. Nechvatal, M. Smid, E. Barker, S. Leigh, M. Levenson, M. Vangel, A. Heckert, D. Banks, J. Dray, and S. Vo, \u201c A statistical test suite for random and pseudorandom number generators for cryptographic applications,\u201d Special Publication (NIST SP), National Institute of Standards, Sept. 2010. DOI: 10.6028\/NIST.SP.800-22r1a 10.6028\/NIST.SP.800-22r1a","DOI":"10.6028\/NIST.SP.800-22r1a"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] P. L&apos;Ecuyer, R. Simard, \u201cTestU01: A C library for empirical testing of random number generators,\u201d ACM Trans. Mathematical Software, vol.33, no.4, Article No. 22, pp.1-40, Aug. 2007. DOI: 10.1145\/1268776.1268777 10.1145\/1268776.1268777","DOI":"10.1145\/1268776.1268777"},{"key":"26","unstructured":"[26] K. Koga and T. Onomi, \u201cRelation between random number quality of superconducting random number generator based on single flux quantum generator and switching time of AND gate,\u201d JSAP Kyushu Chapter Annual Meeting 2020\/The 5th Asian Applied Physics Conference (Asian-APC), 28Cp-18, on-line, Nov., 2020."}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/6\/E105.C_2021SES0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,4]],"date-time":"2022-06-04T04:14:30Z","timestamp":1654316070000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E105.C\/6\/E105.C_2021SES0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,6,1]]},"references-count":26,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2021ses0001","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,6,1]]},"article-number":"2021SES0001"}}