{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T18:41:39Z","timestamp":1781203299436,"version":"3.54.1"},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2023,7,1]]},"DOI":"10.1587\/transele.2022cds0001","type":"journal-article","created":{"date-parts":[[2022,9,29]],"date-time":"2022-09-29T22:16:40Z","timestamp":1664489800000},"page":"391-394","source":"Crossref","is-referenced-by-count":2,"title":["Crosstalk Analysis and Countermeasures of High-Bandwidth 3D-Stacked Memory Using Multi-Hop Inductive Coupling Interface"],"prefix":"10.1587","volume":"E106.C","author":[{"given":"Kota","family":"SHIBA","sequence":"first","affiliation":[{"name":"The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Atsutake","family":"KOSUGE","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mototsugu","family":"HAMADA","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tadahiro","family":"KURODA","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K. Sohn, W.-J. Yun, R. Oh, C.-S. Oh, S.-Y. Seo, M.-S. Park, D.-H. Shin, W.-C. Jung, S.-H. Shin, J.-M. Ryu, H.-S. Yu, J.-H. Jung, H. Lee, S.-Y. Kang, Y.-S. Sohn, J.-H. Choi, Y.-C. Bae, S.-J. Jang, and G. Jin, \u201cA 1.2 V 20 nm 307 GB\/s HBM DRAM with at-speed wafer-level IO test scheme and adaptive refresh considering temperature distribution,\u201d IEEE J. Solid-State Circuits, vol.52, no.1, pp.250-260, Jan. 2017. 10.1109\/jssc.2016.2602221","DOI":"10.1109\/JSSC.2016.2602221"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] D. Kim, J. Kung, S. Chai, S. Yalamanchili, and S. Mukhopadhyay, \u201cNeurocube: A programmable digital neuromorphic architecture with high-density 3D memory,\u201d Proc. IEEE Int. Symp. Comput. Archit. (ISCA), vol.44, no.3, pp.380-392, June 2016. 10.1145\/3007787.3001178","DOI":"10.1145\/3007787.3001178"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. O'Connor, N. Chatterjee, D. Lee, J. Wilson, A. Agrawal, S.W. Keckler, and W.J. Dally, \u201cFine-grained DRAM: energy-efficient DRAM for extreme bandwidth systems,\u201d MICRO-50, pp.41-54, Oct. 2017. 10.1145\/3123939.3124545","DOI":"10.1145\/3123939.3124545"},{"key":"4","unstructured":"[4] K. Cho, et al., \u201cSAINT-S: 3D SRAM stacking solution based on 7nm TSV technology,\u201d IEEE Hot Chips 32 Symposium (HCS), Aug. 2020. 10.1109\/HCS49909.2020.9250188"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S.-K. Seo, C. Jo, M. Choi, T. Kim, and H.-e. Kim, \u201cCoW package solution for improving thermal characteristic of TSV-SiP for AI-inference,\u201d 2021 IEEE 71st Electronic Components and Technology Conference (ECTC), pp.1115-1118, 2021. 10.1109\/ectc32696.2021.00182","DOI":"10.1109\/ECTC32696.2021.00182"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] K. Ueyoshi, K. Ando, K. Hirose, S. Takamaeda-Yamazaki, M. Hamada, T. Kuroda, and M. Motomura, \u201cQUEST: Multi-purpose log-quantized DNN inference engine stacked on 96-MB 3-D SRAM using inductive coupling technology in 40-nm CMOS,\u201d IEEE J. Solid-State Circuits, vol.54, no.1, pp.186-196, Jan. 2019. 10.1109\/jssc.2018.2871623","DOI":"10.1109\/JSSC.2018.2871623"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] K. Shiba, T. Omori, K. Ueyoshi, S. Takamaeda-Yamazaki, M. Motomura, M. Hamada, and T. Kuroda, \u201cA 96-MB 3D-stacked SRAM using inductive coupling with 0.4-V transmitter, termination scheme and 12:1 SerDes in 40-nm CMOS,\u201d IEEE Trans. Circuits Syst.-I: Regular Papers (TCAS-I), vol.68, no.2, pp.692-703, Feb. 2021. 10.1109\/tcsi.2020.3037892","DOI":"10.1109\/TCSI.2020.3037892"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] K. Shiba, T. Omori, M. Usui, M. Hamada, and T. Kuroda, \u201cArea-efficient multihop inductive coupling interface for 3D-stacked memory with 0.23-V transmitter and sub-10-\u03bcm coil design,\u201d IEEE Solid-State Circuits Letters (SSC-L), vol.3, pp.370-373, 2020. 10.1109\/lssc.2020.3022417","DOI":"10.1109\/LSSC.2020.3022417"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] N. Miura, T. Sakurai, and T. Kuroda, \u201cCrosstalk countermeasures for high-density inductive-coupling channel array,\u201d IEEE J. Solid-State Circuits (JSSC), vol.42, no.2, pp.410-421, Feb. 2007. 10.1109\/jssc.2006.889354","DOI":"10.1109\/JSSC.2006.889354"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] K. Shiba, T. Omori, M. Okada, M. Hamada, and T. Kuroda, \u201cCrosstalk analysis and countermeasures of high-density multi-hop inductive coupling interface for 3D-stacked memory,\u201d IEEE Electrical Design of Advanced Packaging and Systems (EDAPS), pp.1-3, Dec. 2020. 10.1109\/edaps50281.2020.9312890","DOI":"10.1109\/EDAPS50281.2020.9312890"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] L.-C. Hsu, J. Kadomoto, S. Hasegawa, A. Kosuge, Y. Take, and T. Kuroda, \u201cAnalytical thruchip inductive coupling channel design optimization,\u201d ACM ASP-DAC, pp.731-736, 2016. 10.1109\/aspdac.2016.7428098","DOI":"10.1109\/ASPDAC.2016.7428098"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] L.-C. Hsu, J. Kadomoto, S. Hasegawa, A. Kosuge, Y. Take, and T. Kuroda, \u201cA study of physical design guidelines in thruchip inductive coupling channel,\u201d IEICE Trans. on Fundamentals, vol.E98-A, no.12, pp.2584-2591, Dec. 2015. 10.1587\/transfun.e98.a.2584","DOI":"10.1587\/transfun.E98.A.2584"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Y.S. Kim, S. Kodama, Y. Mizushima, N. Maeda, H. Kitada, K. Fujimoto, T. Nakamura, D. Suzuki, A. Kawai, K. Arai, and T. Ohba, \u201cUltra thinning down to 4-\u03bcm using 300-mm wafer proven by 40-nm node 2Gb DRAM for 3D multi-stack WOW applications,\u201d IEEE Symp. VLSI Technology, pp.1-2, 2014. 10.1109\/vlsit.2014.6894347","DOI":"10.1109\/VLSIT.2014.6894347"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] M. Saito, Y. Sugimori, Y. Kohama, Y. Yoshida, N. Miura, H. Ishikuro, T. Sakurai, and T. Kuroda, \u201c2Gb\/s 15pJ\/b\/chip inductive-coupling programmable bus for NAND flash memory stacking,\u201d IEEE J. Solid-State Circuits (JSSC), vol.45, no.1, pp.134-141, Jan. 2010. 10.1109\/JSSC.2009.2034431","DOI":"10.1109\/JSSC.2009.2034431"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] Y. Yoshida, N. Miura, and T. Kuroda, \u201cA 2 Gb\/s bi-directional inter-chip data transceiver with differential inductors for high density inductive channel array,\u201d IEEE J. Solid-State Circuits (JSSC), vol.43, no.11, pp.2363-2369, Nov. 2008. 10.1109\/jssc.2008.2004530","DOI":"10.1109\/JSSC.2008.2004530"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E106.C\/7\/E106.C_2022CDS0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,1]],"date-time":"2023-07-01T03:26:41Z","timestamp":1688182001000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E106.C\/7\/E106.C_2022CDS0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,1]]},"references-count":15,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2022cds0001","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,7,1]]},"article-number":"2022CDS0001"}}