{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,8]],"date-time":"2023-10-08T16:42:43Z","timestamp":1696783363208},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2023,10,1]]},"DOI":"10.1587\/transele.2022ctp0004","type":"journal-article","created":{"date-parts":[[2023,4,12]],"date-time":"2023-04-12T22:11:12Z","timestamp":1681337472000},"page":"556-564","source":"Crossref","is-referenced-by-count":0,"title":["Experimental Exploration of the Backside ESD Impacts on an IC Chip in Flip Chip Packaging"],"prefix":"10.1587","volume":"E106.C","author":[{"given":"Takuya","family":"WADATSUMI","sequence":"first","affiliation":[{"name":"Kobe University"}]},{"given":"Kohei","family":"KAWAI","sequence":"additional","affiliation":[{"name":"Kobe University"}]},{"given":"Rikuu","family":"HASEGAWA","sequence":"additional","affiliation":[{"name":"Kobe University"}]},{"given":"Kikuo","family":"MURAMATSU","sequence":"additional","affiliation":[{"name":"e-SYNC Co., Ltd."}]},{"given":"Hiromu","family":"HASEGAWA","sequence":"additional","affiliation":[{"name":"MegaChips Corp."}]},{"given":"Takuya","family":"SAWADA","sequence":"additional","affiliation":[{"name":"MegaChips Corp."}]},{"given":"Takahito","family":"FUKUSHIMA","sequence":"additional","affiliation":[{"name":"MegaChips Corp."}]},{"given":"Hisashi","family":"KONDO","sequence":"additional","affiliation":[{"name":"MegaChips Corp."}]},{"given":"Takuji","family":"MIKI","sequence":"additional","affiliation":[{"name":"Kobe University"}]},{"given":"Makoto","family":"NAGATA","sequence":"additional","affiliation":[{"name":"Kobe University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] IEC 62132-4: Integrated circuits-Measurement of Electromagnetic Immunity, 150 kHz to 1 GHz-Part 4: Direct RF Power Injection Method. 10.3403\/30149456"},{"key":"2","unstructured":"[2] IEC 62228-3: Integrated circuits-EMC evaluation of transceivers-Part 3: CAN transceivers 10.3403\/30352503u"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Tsukioka, M. Nagata, K. Taniguchi, D. Fujimoto, R. Akimoto, T. Egami, K. Niinomi, T. Yuhara, S. Hayashi, R. Mathews, K. Srinivasan, Y.-S. Li, and N. Chang, \u201cSimulation Techniques for EMC Compliant Design of Automotive IC Chips and Modules,\u201d Proc. 2017 International Symposium on Electromagnetic Compatibility (EMC Europe 2017), #O_Th_A2_2, pp.1-6, Sept. 2017. DOI: 10.1109\/EMCEurope.2017.8094691 10.1109\/emceurope.2017.8094691","DOI":"10.1109\/EMCEurope.2017.8094691"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Kelly, G. Servais, T. Diep, D. Lin, S. Twerefour, and G. Shah, \u201cA comparison of electrostatic discharge models and failure signatures for CMOS integrated circuit devices,\u201d Electrical Overstress\/Electrostatic Discharge Symposium Proceedings, pp.175-185, 1995. doi: 10.1109\/EOSESD.1995.478282 10.1109\/eosesd.1995.478282","DOI":"10.1109\/EOSESD.1995.478282"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] Q. Cui, J.A. Salcedo, S. Parthasarathy, Y. Zhou, J.J. Liou, and J.J. Hajjar, \u201cHigh-Robustness and Low-Capacitance Silicon-Controlled Rectifier for High-Speed I\/O ESD Protection,\u201d IEEE Electron Device Lett., vol.34, no.2, pp.178-180, Feb. 2013. doi: 10.1109\/LED.2012.2233708 10.1109\/led.2012.2233708","DOI":"10.1109\/LED.2012.2233708"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] V. Kuznetsov and L. Kechiev, \u201cCharged Board Model ESD Simulation for PCB Mounted MOS Transistors,\u201d IEEE Trans. Electromagn. Compat., vol.57, no.5, pp.947-954, Oct. 2015. doi: 10.1109\/TEMC.2015.2423703 10.1109\/temc.2015.2423703","DOI":"10.1109\/TEMC.2015.2423703"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] L. Zeitlhoefler, F.z. Nieden, K. Esmark, G. Langguth, and F. Kreupl, \u201cEnergy of CDM Failure for ICs on Package-, Wafer-and Board-Level,\u201d 2019 41st Annual EOS\/ESD Symposium (EOS\/ESD), pp.1-10, 2019. doi: 10.23919\/EOS\/ESD.2019.8869989 10.23919\/eos\/esd.2019.8869989","DOI":"10.23919\/EOS\/ESD.2019.8869989"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] S. Scheier, F. zur Nieden, B. Arndt, and S. Frei, \u201cSimulation of ESD Thermal Failures and Protection Strategies on System Level,\u201d IEEE Trans. Electromagn. Compat., vol.57, no.6, pp.1309-1319, Dec. 2015. doi: 10.1109\/TEMC.2015.2442623 10.1109\/temc.2015.2442623","DOI":"10.1109\/TEMC.2015.2442623"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Tanaka, O. Fujiwara, and Y. Yamanaka, \u201cA circuit approach to simulate discharge current injected in contact with an ESD-gun,\u201d 2002 3rd International Symposium on Electromagnetic Compatibility, pp.486-489, 2002. doi: 10.1109\/ELMAGC.2002.1177476 10.1109\/elmagc.2002.1177476","DOI":"10.1109\/ELMAGC.2002.1177476"},{"key":"10","unstructured":"[10] I. Mori, O. Fujiwara, H. Garbe, \u201cEquivalent circuit modeling to calculate discharge currents for air discharges of ESD-Guns,\u201d 10th International Symposium on Electromagnetic Compatibility, pp.449-452, 2011."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] J. Yousaf, M. Park, H. Lee, J. Youn, D. Lee, C. Hwang, and W. Nah, \u201cEfficient Circuit and an EM Model of an Electrostatic Discharge Generator,\u201d IEEE Trans. Electromagn. Compat., vol.60, no.4, pp.1078-1086, Aug. 2018. doi: 10.1109\/TEMC.2017.2787189 10.1109\/temc.2017.2787189","DOI":"10.1109\/TEMC.2017.2787189"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] B.-S. Seol, J.-S. Lee, J.-D. Lim, H. Lee, H. Park, A. Nandy, and D. Pommerenke, \u201cA circuit model for ESD performance analysis of printed circuit boards,\u201d 2008 Electrical Design of Advanced Packaging and Systems Symposium, pp.120-123, 2008. doi: 10.1109\/EDAPS.2008.4736014 10.1109\/edaps.2008.4736014","DOI":"10.1109\/EDAPS.2008.4736014"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] K. Wang, D. Pommerenke, Jian Min Zhang and R. Chundru, \u201cThe PCB level ESD immunity study by using 3 dimension ESD scan system,\u201d 2004 International Symposium on Electromagnetic Compatibility (IEEE Cat. no.04CH37559), vol.2, pp.343-348, 2004. doi: 10.1109\/ISEMC.2004.1349812 10.1109\/isemc.2004.1349812","DOI":"10.1109\/ISEMC.2004.1349812"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] W. Huang, D. Pommerenke, J. Xiao, D. Liu, J. Min, G. Muchaidze, S. Kwon, and K.H. Kim, \u201cA measurement technique for ESD current spreading on a PCB using near field scanning,\u201d 2009 IEEE International Symposium on Electromagnetic Compatibility, pp.18-23, 2009. doi: 10.1109\/ISEMC.2009.5284636 10.1109\/isemc.2009.5284636","DOI":"10.1109\/ISEMC.2009.5284636"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] F. Caignet, N. Nolhier, M. Bafleur, A. Wang, and N. Mauran, \u201c20GHz on-chip measurement of ESD waveform for system level analysis,\u201d Microelectronics Reliability, vol.55, no.11, ELSEVIER, pp.2276-2283, Nov. 2015. 10.1016\/j.microrel.2014.12.021","DOI":"10.1016\/j.microrel.2014.12.021"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Marc Joye, Micheael Tunstall et al., Fault Analysis in Cryptography, Springer, Berlin, 2012. 10.1007\/978-3-642-29656-7","DOI":"10.1007\/978-3-642-29656-7"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M. Doulcier-Verdier, J.-M. Dutertre, J. Fournier, J.-B. Rigaud, B. Robisson, and A. Tria, \u201cA side-channel and fault-attack resistant AES circuit working on duplicated complemented values,\u201d 2011 IEEE International Solid-State Circuits Conference, pp.274-276, 2011. doi: 10.1109\/ISSCC.2011.5746316 10.1109\/isscc.2011.5746316","DOI":"10.1109\/ISSCC.2011.5746316"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] K. Matsuda, N. Miura, M. Nagata, Y.-I. Hayashi, T. Fujii, and K. Sakiyama, \u201cOn-chip substrate-bounce monitoring for laser-fault countermeasure,\u201d 2016 IEEE Asian Hardware-Oriented Security and Trust (AsianHOST), pp.1-6, Dec. 2016. DOI: 10.1109\/AsianHOST.2016.7835565 10.1109\/asianhost.2016.7835565","DOI":"10.1109\/AsianHOST.2016.7835565"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] M. Dumont, M. Lisart, and P. Maurine, \u201cElectromagnetic Fault Injection: How Faults Occur,\u201d 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), pp.9-16, 2019. doi: 10.1109\/FDTC.2019.00010 10.1109\/fdtc.2019.00010","DOI":"10.1109\/FDTC.2019.00010"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] N. Moro, A. Dehbaoui, K. Heydemann, B. Robisson, and E. Encrenaz, \u201cElectromagnetic Fault Injection: Towards a Fault Model on a 32-bit Microcontroller,\u201d 2013 Workshop on Fault Diagnosis and Tolerance in Cryptography, pp.77-88, 2013. doi: 10.1109\/FDTC.2013.9 10.1109\/fdtc.2013.9","DOI":"10.1109\/FDTC.2013.9"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] A. Barenghi, L. Breveglieri, I. Koren, and D. Naccache, \u201cFault Injection Attacks on Cryptographic Devices: Theory, Practice, and Countermeasures,\u201d Proc. IEEE, vol.100, no.11, pp.3056-3076, Nov. 2012. doi: 10.1109\/JPROC.2012.2188769 10.1109\/jproc.2012.2188769","DOI":"10.1109\/JPROC.2012.2188769"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] G. Chancel, J.M. Galliere, and P. Maurine, \u201cBody Biasing Injection: To Thin or Not to Thin the Substrate?,\u201d J. Balasch, C. O'Flynn (eds), Constructive Side-Channel Analysis and Secure Design. COSADE 2022. Lecture Notes in Computer Science, vol.13211, pp.125-139, Springer, Cham, 2022. https:\/\/doi.org\/10.1007\/978-3-030-99766-3_6 10.1007\/978-3-030-99766-3_6","DOI":"10.1007\/978-3-030-99766-3_6"},{"key":"23","unstructured":"[23] ISO 10605: Road vehicles-Test methods for electrical disturbances from electrostatic discharge, 2nd edition, 2008. 10.3403\/30147418"},{"key":"24","unstructured":"[24] IEC 61000-4-2: Electromagnetic compatibility (EMC)-Part 4-2: Testing and measurement techniques-Electrostatic discharge immunity test, 2nd edition, 2008."},{"key":"25","unstructured":"[25] IEC 61000-6-1: Electromagnetic compatibility (EMC)-Part 6-1: Generic standards-Immunity for residential, commercial and light-industrial environments, 3rd edition, 2016."},{"key":"26","unstructured":"[26] IEC 61000-6-2: Electromagnetic compatibility (EMC)-Part 6-2: Generic standards-Immunity for industrial environments, 3rd edition, 2016."},{"key":"27","doi-asserted-by":"crossref","unstructured":"[28] S. Chari, C.S. Jutla, J.R. Rao, and P. Rohatgi, \u201cTowards sound approaches to counteract power-analysis attacks,\u201d Advances in Cryptology, Lecture Notes in Computer Science, vol.1666, pp.398-412, Springer, Berlin, 1999. 10.1007\/3-540-48405-1_26","DOI":"10.1007\/3-540-48405-1_26"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[29] T. Miki, M. Nagata, H. Sonoda, N. Miura, T. Okidono, Y. Araga, N. Watanabe, H. Shimamoto, and K. Kikuchi, \u201cSi-Backside Protection Circuits Against Physical Security Attacks on Flip-Chip Devices,\u201d IEEE J. Solid-State Circuits, vol.55, no.10, pp.2747-2755, Oct. 2020. doi: 10.1109\/JSSC.2020.3005779 10.1109\/jssc.2020.3005779","DOI":"10.1109\/JSSC.2020.3005779"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[30] T. Wadatsumi, T. Miki, and M. Nagata, \u201cA dual-mode successive approximation register analog to digital converter to detect malicious off-chip power noise measurement attacks,\u201d Japanese Journal of Applied Physics (JJAP), vol.60, no.SB, pp.SBBL03_1-9, Feb. 2021. DOI: 10.35848\/1347-4065\/abde26 10.35848\/1347-4065\/abde26","DOI":"10.35848\/1347-4065\/abde26"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[31] T. Wadatsumi, K. Kawai, R. Hasegawa, T. Miki, M. Nagata, K. Muramatsu, H. Hasegawa, T. Sawada, T. Fukushima, and H. Kondo, \u201cVoltage Surges by Backside ESD Impacts on IC Chip in Flip Chip Packaging,\u201d Proc. IEEE International Reliability Physics Symposium (IRPS 2022), pp.P14-1-P14-6, March 2022. (online) 10.1109\/irps48227.2022.9764457","DOI":"10.1109\/IRPS48227.2022.9764457"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E106.C\/10\/E106.C_2022CTP0004\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,7]],"date-time":"2023-10-07T03:24:12Z","timestamp":1696649052000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E106.C\/10\/E106.C_2022CTP0004\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,1]]},"references-count":30,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2022ctp0004","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,10,1]]},"article-number":"2022CTP0004"}}