{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,28]],"date-time":"2024-06-28T05:16:09Z","timestamp":1719551769392},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2023,8,1]]},"DOI":"10.1587\/transele.2022ecp5050","type":"journal-article","created":{"date-parts":[[2023,3,9]],"date-time":"2023-03-09T22:14:27Z","timestamp":1678400067000},"page":"432-441","source":"Crossref","is-referenced-by-count":1,"title":["Reliable and Efficient Chip-PCB Hybrid PUF and Lightweight Key Generator"],"prefix":"10.1587","volume":"E106.C","author":[{"given":"Yuanzhong","family":"XU","sequence":"first","affiliation":[{"name":"Hubei Key Laboratory of Solar Energy Efficient Utilization and Energy Storage Operation Control"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tao","family":"KE","sequence":"additional","affiliation":[{"name":"Hubei Key Laboratory of Solar Energy Efficient Utilization and Energy Storage Operation Control"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenjun","family":"CAO","sequence":"additional","affiliation":[{"name":"Hubei Key Laboratory of Solar Energy Efficient Utilization and Energy Storage Operation Control"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao","family":"FU","sequence":"additional","affiliation":[{"name":"Hubei Key Laboratory of Solar Energy Efficient Utilization and Energy Storage Operation Control"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhangqing","family":"HE","sequence":"additional","affiliation":[{"name":"Hubei Key Laboratory of Solar Energy Efficient Utilization and Energy Storage Operation Control"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] M. Centenaro, C.E. Costa, F. Granelli, C. Sacchi, and L. Vangelista, \u201cA survey on technologies, standards and open challenges in satellite Iot,\u201d IEEE Commun. Surv. Tutorials, vol. 2, no.3, pp.1693-1720, 2020. DOI:10.1109\/COMST.2021.3078433 10.1109\/COMST.2021.3078433","DOI":"10.1109\/COMST.2021.3078433"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] K. Tsiknas, D. Taketzis, K. Demertzis, and C. Skianis, \u201cCyber threats to industrial IoT: A survey on attacks and countermeasures,\u201d IoT, vol.2, pp.163-186, March 2021. DOI:10.3390\/iot2010009 10.3390\/iot2010009","DOI":"10.3390\/iot2010009"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] M.S. Mispan, B. Halak, and M. Zwolinski, \u201cA survey on the susceptibility of PUFs to invasive, semi-invasive and noninvasive attacks: challenges and opportunities for future directions,\u201d J. Circuits, Syst. Comput., vol.30, pp.11, 2021. DOI:10.1142\/S0218126621300099 10.1142\/S0218126621300099","DOI":"10.1142\/S0218126621300099"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] S.D. Paul and S. Bhunia, \u201cSilverin: Systematic integrity verification of printed circuit board using jtag infrastructure,\u201d ACM J. Emerging Technol. Comput. Syst., vol.17, pp.1-28, 2021. DOI: 10.1145\/3460232 10.1145\/3460232","DOI":"10.1145\/3460232"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] Y. Gao, S.F. Al-Sarawi, and D. Abbott, \u201cPhysical unclonable functions,\u201d Nat. Electron., pp.81-91, Feb. 2020. 10.1038\/s41928-020-0372-5","DOI":"10.1038\/s41928-020-0372-5"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M.S. Alkatheiri, A.R. Sangi, and S. Anamalamudi, \u201cPhysical unclonable function (PUF)-based security in Internet of Things (IoT): Key challenges and solutions,\u201d Comput. Netw., pp.461-473, 2020. 10.1007\/978-3-030-22277-2_18","DOI":"10.1007\/978-3-030-22277-2_18"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] S.S. Zalivaka, A.A. Ivaniuk, and C.H. Chang, \u201cReliable and modeling attack resistant authentication of arbiter PUF in FPGA implementation with trinary quadruple response,\u201d IEEE Trans. Inf. Forensics Secur., vol.14, no.4, pp.1109-1123, 2018. DOI: 10.1109\/TIFS.2018.2870835 10.1109\/TIFS.2018.2870835","DOI":"10.1109\/TIFS.2018.2870835"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A. Hennessy, Y. Zheng, and S. Bhunia, \u201cJTAG-based robust PCB authentication for protection against counterfeiting attacks,\u201d 2016 21st Asia and South Pac. Des. Automation Conf. (ASP-DAC), pp.56-61, IEEE, 2016. 10.1109\/ASPDAC.2016.7427989","DOI":"10.1109\/ASPDAC.2016.7427989"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] Y. Zheng, F. Zhang, and S. Bhunia, \u201cDScanPUF: A delay-based physical unclonable function built into scan chain,\u201d IEEE Trans. VLSI Syst, vol.24, no.3, pp.1059-1070, March 2016. DOI: 10.1109\/TVLSI.2015.2421933 10.1109\/TVLSI.2015.2421933","DOI":"10.1109\/TVLSI.2015.2421933"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] J. Harrison, N. Asadizanjani, and M. Tehranipoor, \u201cOn malicious implants in PCBs throughout the supply chain,\u201d Integration, vol.79: pp.12-22, July 2021. DOI:10.1016\/j.vlsi.2021.03.002 10.1016\/j.vlsi.2021.03.002","DOI":"10.1016\/j.vlsi.2021.03.002"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J.R. Hamlet, M.T. Martin, and N.J. Edwards, \u201cUnique signatures from printed circuit board design patterns and surface mount passives,\u201d 2017 Int. Carnahan Conf. Secur. Technol. (ICCST), pp.1-6, 2017. 10.1109\/CCST.2017.8167796","DOI":"10.1109\/CCST.2017.8167796"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] M. Martin and J. Plusquellic, \u201cNotchpuf: Printed circuit board puf based on microstrip notch filter,\u201d Cryptography, vol.4, no.2, pp.6-11 April 2020. DOI:10.3390\/cryptography4020011 10.3390\/cryptography4020011","DOI":"10.3390\/cryptography4020011"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] X. Wang, Y. Han, and M. Tehranipoor, \u201cSystem-level counterfeit detection using on-chip ring oscillator array,\u201d IEEE Trans. VLSI Syst, vol.9, no.12, pp.2884-2896, Dec. 2019. DOI: 10.1109\/ACCESS.2021.3059100 10.1109\/TVLSI.2019.2930532","DOI":"10.1109\/TVLSI.2019.2930532"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] D. Zhang, Q. Ren, and D. Su, \u201cA novel authentication methodology to detect counterfeit PCB using PCB trace-based ring oscillator,\u201d IEEE Access, pp.99, 2021. DOI: 10.1109\/ACCESS.2021.3059100 10.1109\/ACCESS.2021.3059100","DOI":"10.1109\/ACCESS.2021.3059100"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] N. Miura, M. Takahashi, K. Nagatomo, and M. Nagata, \u201cChip-package-board interactive PUF utilizing coupled chaos oscillators with inductor,\u201d IEEE J. Solid-State Circuits, vol.53, no.10, pp.2889-2897, Oct. 2018. DOI: 10.1109\/JSSC.2018.2852325 10.1109\/JSSC.2018.2852325","DOI":"10.1109\/JSSC.2018.2852325"},{"key":"16","unstructured":"[16] H. Johnson and M. Graham, High-Speed Signal Propagation: Advanced Black Magic, Prentice Hall Professional, 2003."},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] Z. He, C. Wang, T. Ke, Y. Zhang, W. Cao, and J. Jiang, \u201cA highly reliable FPGA-based RO PUF with enhanced challenge response pairs resilient to modeling attacks,\u201d IEICE Electron. Express, vol.18, no.20, 2021. DOI:10.1587\/elex.18.20210350 10.1587\/elex.18.20210350","DOI":"10.1587\/elex.18.20210350"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] Y. Gao, Y. Su, L. Xu, and D.C. Ranasinghe, \u201cLightweight (reverse) fuzzy extractor with multiple reference PUF responses,\u201d IEEE Trans. Inf. Forensics Secur., vol.14, no.7, pp.1887-1901, July 2018. DOI: 10.1109\/TIFS.2018.2886624 10.1109\/TIFS.2018.2886624","DOI":"10.1109\/TIFS.2018.2886624"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] W. Wang, Q. Chen, Z. Yin, G. Srivastava, T.R. Gadekallu, F. Alsolami, and C. Su, \u201cBlockchain and PUF-based lightweight authentication protocol for wireless medical sensor networks,\u201d IEEE Internet Things J., vol.9, no.11, pp.8883-8891, June 2021. DOI: 10.1109\/JIOT.2021.3117762 10.1109\/JIOT.2021.3117762","DOI":"10.1109\/JIOT.2021.3117762"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] A. Aguirre, M. Hall, T. Lim, J. Trinh, W. Yan, F. Tehranipoor, \u201cA systematic approach for internal entropy boosting in delay-based RO PUF on an FPGA,\u201d IEEE 63rd Int. Midwest Symposium Circuits and Systems (MWSCAS), pp.623-626, IEEE, 2020. 10.1109\/MWSCAS48704.2020.9184468","DOI":"10.1109\/MWSCAS48704.2020.9184468"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] G.E. Suh and S. Devadas, \u201cPhysical unclonable functions for device authentication and secret key generation,\u201d 44th ACM\/IEEE Design Automation Conf. pp.9-14, IEEE, June 2007. 10.1145\/1278480.1278484","DOI":"10.1109\/DAC.2007.375043"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] S. Taneja and M. Alioto, \u201cPUF architecture with run-time adaptation for resilient and energy-efficient key generation via sensor fusion,\u201d IEEE J. Solid-State Circuits, vol.56, no.7, pp.2182-2192, July 2021. DOI: 10.1109\/JSSC.2021.3050959 10.1109\/JSSC.2021.3050959","DOI":"10.1109\/JSSC.2021.3050959"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] A.R. Korenda, S. Assiri, F. Afghah, and B. Cambou, \u201cAn Error Correction Approach to Memristors PUF-based Key Encapsulation,\u201d IEEE Int. Conf. Omni-Layer Intell. Systems (COINS). IEEE, pp.1-6, 2021. 10.1109\/COINS51742.2021.9524282","DOI":"10.1109\/COINS51742.2021.9524282"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] R. Maes, V. Leest, E. Sluis, and F. Willems, \u201cSecure key generation from biased PUFs,\u201d Int. Workshop Cryptographic Hardw. Embedded Systems., pp.517-534, Springer, Berlin, Heidelberg, Sept. 2015. 10.1007\/978-3-662-48324-4_26","DOI":"10.1007\/978-3-662-48324-4_26"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] B. Seok, J. Park, and J.H. Park, \u201cA lightweight hash-based blockchain architecture for industrial IoT,\u201d Appl. Sci. vol.9, no.18, Sept. 2019. DOI: 10.3390\/app9183740 10.3390\/app9183740","DOI":"10.3390\/app9183740"},{"key":"26","unstructured":"[26] \u201cSunstone Circuits: PCB manufacturing capabilities,\u201d http:\/\/www.sunstone.com\/pcb-capabilities\/pcb-manufacturing-capabilities, accessed 2014."},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] L. Wei, C. Song, Y. Liu, J. Zhang, F. Yuan, and Q. Xu, \u201cBoardPUF: Physical unclonable functions for printed circuit board authentication,\u201d 2015 IEEE\/ACM Int. Conf. Comput.-Aided Des. (ICCAD), IEEE, pp.152-158, 2015. 10.1109\/ICCAD.2015.7372563","DOI":"10.1109\/ICCAD.2015.7372563"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] J. Zhang, C. Shen, Z. Guo, Q. Wu, and W. Chang, \u201cCT PUF: Configurable tristate PUF against machine learning attacks for IoT security,\u201d IEEE Internet Things J., vol.9, no.16, pp.14452-14462, Aug. 2021. 10.1109\/JIOT.2021.3090475","DOI":"10.1109\/JIOT.2021.3090475"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] R. Maes, A.V. Herrewege, and I. Verbauwhede, \u201cPUFKY: A fully functional PUF-based cryptographic key generator,\u201d Int. Workshop Cryptographic Hardw. Embedded Systems. pp.302-319, Springer, Berlin, Heidelberg, 2012. 10.1007\/978-3-642-33027-8_18","DOI":"10.1007\/978-3-642-33027-8_18"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] M. Hiller, M.D. Yu, and G. Sigl, \u201cCherry-picking reliable PUF bits with differential sequence coding,\u201d IEEE Trans. Inf. Forensics Secur., vol.11, no.9, pp.2065-2076, Sept. 2016. DOI: 10.1109\/TIFS.2016.2573766 10.1109\/TIFS.2016.2573766","DOI":"10.1109\/TIFS.2016.2573766"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] M.A. Usmani, S. Keshavarz, E. Matthews, L. Shannon, R. Tessier, and D.E. Holcomb, \u201cEfficient PUF-based key generation in FPGAs using per-device configuration,\u201d IEEE Trans. Very Large Scale Integr. VLSI Syst., vol.27, no.2, pp.364-375, Feb. 2018. DOI: 10.1109\/TVLSI.2018.2877438 10.1109\/TVLSI.2018.2877438","DOI":"10.1109\/TVLSI.2018.2877438"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E106.C\/8\/E106.C_2022ECP5050\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,5]],"date-time":"2023-08-05T03:23:35Z","timestamp":1691205815000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E106.C\/8\/E106.C_2022ECP5050\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,8,1]]},"references-count":31,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2022ecp5050","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,8,1]]},"article-number":"2022ECP5050"}}