{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:41:07Z","timestamp":1775666467977,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2023,6,1]]},"DOI":"10.1587\/transele.2022lhp0001","type":"journal-article","created":{"date-parts":[[2022,12,11]],"date-time":"2022-12-11T22:10:27Z","timestamp":1670796627000},"page":"303-311","source":"Crossref","is-referenced-by-count":3,"title":["Evaluation of Performance and Power Consumption on Supercomputer Fugaku Using SPEC HPC Benchmarks"],"prefix":"10.1587","volume":"E106.C","author":[{"given":"Yuetsu","family":"KODAMA","sequence":"first","affiliation":[{"name":"RIKEN Center for Computational Science"}]},{"given":"Masaaki","family":"KONDO","sequence":"additional","affiliation":[{"name":"RIKEN Center for Computational Science"}]},{"given":"Mitsuhisa","family":"SATO","sequence":"additional","affiliation":[{"name":"RIKEN Center for Computational Science"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] http:\/\/top500.org\/ Top500 home page"},{"key":"2","unstructured":"[2] http:\/\/hpcg-benchmark.org\/ HPCG home page"},{"key":"3","unstructured":"[3] http:\/\/benchcouncil.org\/HPCAI500 HPC-AI home page"},{"key":"4","unstructured":"[4] http:\/\/graph500.org\/ Graph500 home page"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] N. Stephens, S. Biles, M. Boettcher, J. Eapen, M. Eyole, G. Gabrielli, M. Horsnell, G. Magklis, A. Martinez, N. Premillieu, A. Reid, A. Rico, and P. Walker, \u201cThe ARM scalable vector extension,\u201d IEEE Micro, vol.37, no.2, pp.26-39, March-April 2017, doi: 10.1109\/MM.2017.35. 10.1109\/MM.2017.35","DOI":"10.1109\/MM.2017.35"},{"key":"6","unstructured":"[6] Y. Yoshida, \u201cFujitsu high performance CPU for the post-K computer,\u201d 2018 IEEE Hot Chips 30 Symposium, 2.13, Aug. 2018."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Ajima, T. Kawashima, T. Okamoto, N. Shida, K. Hirai, T. Shimizu, S. Hiramoto, Y. Ikeda, T. Yoshikawa, K. Uchida, and T. Inoue, \u201cThe tofu interconnect D,\u201d IEEE International Conference on Cluster Computing, pp.646-654, Sept. 2018. 10.1109\/CLUSTER.2018.00090","DOI":"10.1109\/CLUSTER.2018.00090"},{"key":"8","unstructured":"[8] https:\/\/github.com\/fujitsu\/A64FX, A64FX microarchitecture manual en 1.1, April 2020."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Sato, Y. Ishikawa, H. Tomita, Y. Kodama, T. Odajima, M. Tsuji, H. Yashiro, M. Aoki, N. Shida, I. Miyoshi, K. Hirai, A. Furuya, A. Asato, K. Morita, and T. Shimizu, \u201cCo-design for A64FX manycore processor and \u201dFugaku",\u201d SC20: International Conference for High Performance Computing, Networking, Storage and Analysis, 2020, pp.1-15, doi: 10.1109\/SC41405.2020.00051. 10.1109\/SC41405.2020.00051","DOI":"10.1109\/SC41405.2020.00051"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] M. Sato, Y. Kodama, M. Tsuji, and T. Odajima, \u201cCo-design and system for the supercomputer \u201dFugaku",\u201d IEEE Micro, vol.42, no.2, pp.26-34, March-April 2022. doi: 10.1109\/MM.2021.3136882 10.1109\/MM.2021.3136882","DOI":"10.1109\/MM.2021.3136882"},{"key":"11","unstructured":"[11] http:\/\/top500.org\/green500\/lists\/2019\/11, Green500 Nov. 2019"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. Kodama, T. Odajima, E. Arima, and M. Sato, \u201cEvaluation of power management control on the supercomputer Fugaku,\u201d 2020 IEEE International Conference on Cluster Computing (CLUSTER), 2020, pp.484-493, doi: 10.1109\/CLUSTER49012.2020.00069. 10.1109\/CLUSTER49012.2020.00069","DOI":"10.1109\/CLUSTER49012.2020.00069"},{"key":"13","unstructured":"[13] FUJITSU software technical computing suite V4.0L20, job operation software API user's guide for power API, J2UL-2545-01ENZ0(00), Feb. 2020."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] R.E. Grant, M. Levenhagen, S.L. Olivier, D. DeBonis, K.T. Pedretti, and J.H. Laros III, \u201cStandardizing power monitoring and control at exascale,\u201d Computer, vol.49, no.10, pp.38-46, Oct. 2016. 10.1109\/MC.2016.308","DOI":"10.1109\/MC.2016.308"},{"key":"15","unstructured":"[15] http:\/\/github.com\/pwrapi\/, Power API \u2014 a reference implementation for the power API specification"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] E. Arima, Y. Kodama, T. Odajima, M. Tsuji, and M. Sato, \u201cPower\/performance\/area evaluations for next-generation HPC processors using the A64FX chip,\u201d 2021 IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS), 2021, pp.1-6, doi: 10.1109\/COOLCHIPS52128.2021.9410320. 10.1109\/COOLCHIPS52128.2021.9410320","DOI":"10.1109\/COOLCHIPS52128.2021.9410320"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Kodama, M. Kondo, and M. Sato, \u201cEvaluation of SPEC CPU and SPEC OMP on the A64FX,\u201d 2021 IEEE International Conference on Cluster Computing (CLUSTER), 2021, pp.553-561, doi: 10.1109\/Cluster48925.2021.00088. 10.1109\/Cluster48925.2021.00088","DOI":"10.1109\/Cluster48925.2021.00088"},{"key":"18","unstructured":"[18] https:\/\/www.spec.org\/, SPEC: standard performance evaluation corporation"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] H. Bruns, S. Chandrasekaran, F.M. Ciorba, N. Hagerty, R. Henschel, G. Juckeland, J. Li, V.G. Melesse Vergara, S. Wienke, and M. Zavala, \u201cFirst experiences in performance benchmarking with the new SPEChpc 2021 suites,\u201d March 2022, doi: 10.48550\/arxiv.2203.06751. 10.48550\/arXiv.2203.06751","DOI":"10.1109\/CCGrid54584.2022.00077"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] M.S. M\u00fcller, M. van Waveren, R. Lieberman, B. Whitney, H. Saito, K. Kumaran, J. Baron, W.C. Brantley, C. Parrott, T. Elken, H. Feng, and C. Ponder, \u201cSPEC MPI2007 \u2014 an application benchmark suite for parallel systems using MPI,\u201d Concurrency and Computation: Practice and Experience, vol.22, no.2, pp.191-205, Feb. 2010. 10.1002\/cpe.1535","DOI":"10.1002\/cpe.1535"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M.S. M\u00fcller, J. Baron, W.C. Brantley, H. Feng, D. Hackenberg, R. Henschel, G. Jost, D. Molka, C. Parrott, J. Robichaux, P. Shelepugin, M. van Waveren, B. Whitney, and K. Kumaran, \u201cSPEC OMP2012 \u2014 an application benchmark suite for parallel systems using OpenMP,\u201d IWOMP, pp.223-236, Springer, 2012. 10.1007\/978-3-642-30961-8_17","DOI":"10.1007\/978-3-642-30961-8_17"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] G. Juckeland, W. Brantley, S. Chandrasekaran, B. Chapman, S. Che, M. Colgrove, H. Feng, A. Grund, R. Henschel, W.-M.W. Hwu, H. Li, M.S. Muller, W.E. Nagel, M. Perminov, P. Shelepugin, K. Skadron, J. Stratton, A. Titov, K. Wang, M. van Waveren, B. Whitney, S. Wienke, R. Xu, and K. Kumaran, \u201cSPEC ACCEL: a standard application suite for measuring hardware accelerator performance,\u201d PMBS, pp.46-67, Springer, 2014. 10.1007\/978-3-319-17248-4_3","DOI":"10.1007\/978-3-319-17248-4_3"},{"key":"23","unstructured":"[23] https:\/\/www.tacc.utexas.edu\/systems\/frontera, Frontera at the Texas advanced computing center TACC, 2021."},{"key":"24","unstructured":"[24] https:\/\/www.spec.org\/hpc2021\/results\/res2021q4\/hpc2021-20210919-00065.txt, SPEC HPC 2021 large result Dell PowerEdge C6420"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Y. Inadomi, T. Patki, K. Inoue, M. Aoyagi, B. Rountree, M. Schulz, D. Lowenthal, Y. Wada, K. Fukazawa, M. Ueda, M. Kondo, and I. Miyoshi, \u201cAnalyzing and mitigating the impact of manufacturing variability in power-constrained supercomputing,\u201d Proc. International Conference for High Performance Computing, Networking, Storage and Analysis (SC), Article No. 78, pp.1-12, Nov. 2015. 10.1145\/2807591.2807638","DOI":"10.1145\/2807591.2807638"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] N. Gholkar, F. Mueller, and B. Rountree, \u201cPower tuning HPC jobs on power-constrained systems,\u201d Proc. 2016 International Conference on Parallel Architectures and Compilation (PACT), pp.179-191, Sept. 2016. 10.1145\/2967938.2967961","DOI":"10.1145\/2967938.2967961"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] B. Acun, P. Miller, and L.V. Kale, \u201cVariation among processors under turbo boost in HPC systems,\u201d Proc. 2016 International Conference on Supercomputing (ICS), Article No. 6, pp.1-12, June 2016. 10.1145\/2925426.2926289","DOI":"10.1145\/2925426.2926289"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] R. Cochran, C. Hankendi, A.K. Coskun, and S. Reda, \u201cPack & cap: adaptive DVFS and thread packing under power caps,\u201d Proc. 44th Annual IEEE\/ACM International Symposium on Microarchitecture, pp.175-185, Dec. 2011. 10.1145\/2155620.2155641","DOI":"10.1145\/2155620.2155641"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Q. Deng, D. Meisner, A. Bhattacharjee, T. F. Wenisch, and R. Bianchini, \u201cCoScale: coordinating CPU and memory system DVFS in server systems,\u201d Proc. 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp.143-154, Dec. 2012. 10.1109\/MICRO.2012.22","DOI":"10.1109\/MICRO.2012.22"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] W. Zhang, H. Zhang, and J. Lach, \u201cDynamic core scaling: trading off performance and energy beyond DVFS,\u201d Proc. 2015 33rd IEEE International Conference on Computer Design (ICCD), pp.319-326, Oct. 2015. 10.1109\/ICCD.2015.7357120","DOI":"10.1109\/ICCD.2015.7357120"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E106.C\/6\/E106.C_2022LHP0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,6,3]],"date-time":"2023-06-03T03:26:40Z","timestamp":1685762800000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E106.C\/6\/E106.C_2022LHP0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,6,1]]},"references-count":30,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2023]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2022lhp0001","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,6,1]]},"article-number":"2022LHP0001"}}