{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,9]],"date-time":"2024-11-09T05:26:47Z","timestamp":1731130007352,"version":"3.28.0"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2024,7,1]]},"DOI":"10.1587\/transele.2023cdp0004","type":"journal-article","created":{"date-parts":[[2024,1,22]],"date-time":"2024-01-22T22:11:11Z","timestamp":1705961471000},"page":"191-200","source":"Crossref","is-referenced-by-count":1,"title":["Soft-Error Tolerance by Guard-Gate Structures on Flip-Flops in 22 and 65 nm FD-SOI Technologies"],"prefix":"10.1587","volume":"E107.C","author":[{"given":"Ryuichi","family":"NAKAJIMA","sequence":"first","affiliation":[{"name":"Graduate School of Science and Technology, Kyoto Institute of Technology"}]},{"given":"Takafumi","family":"ITO","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kyoto Institute of Technology"}]},{"given":"Shotaro","family":"SUGITANI","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kyoto Institute of Technology"}]},{"given":"Tomoya","family":"KII","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kyoto Institute of Technology"}]},{"given":"Mitsunori","family":"EBARA","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kyoto Institute of Technology"}]},{"given":"Jun","family":"FURUTA","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kyoto Institute of Technology"}]},{"given":"Kazutoshi","family":"KOBAYASHI","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kyoto Institute of Technology"}]},{"given":"Mathieu","family":"LOUVAT","sequence":"additional","affiliation":[{"name":"Dolphin Design"}]},{"given":"Francois","family":"JACQUET","sequence":"additional","affiliation":[{"name":"Dolphin Design"}]},{"given":"Jean-Christophe","family":"ELOY","sequence":"additional","affiliation":[{"name":"Dolphin Design"}]},{"given":"Olivier","family":"MONTFORT","sequence":"additional","affiliation":[{"name":"Dolphin Design"}]},{"given":"Lionel","family":"JURE","sequence":"additional","affiliation":[{"name":"Dolphin Design"}]},{"given":"Vincent","family":"HUARD","sequence":"additional","affiliation":[{"name":"Dolphin Design"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] K. Kobayashi, K. Kubota, M. Masuda, Y. Manzawa, J. Furuta, S. Kanda, and H. Onodera, \u201cA low-power and area-efficient radiation-hard redundant flip-flop, dice acff, in a 65 nm thin-box fd-soi,\u201d IEEE Trans. Nucl. Sci., vol.61, no.4, pp.1881-1888, 2014. 10.1109\/tns.2014.2318326","DOI":"10.1109\/TNS.2014.2318326"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M. Hifumi, H. Maruoka, S. Umehara, K. Yamada, J. Furuta, and K. Kobayashi, \u201cInfluence of layout structures to soft errors caused by higher-energy particles on 28\/65 nm fdsoi flip-flops,\u201d 2017 IEEE International Reliability Physics Symposium (IRPS), pp.SE-5.1-SE-5.4, 2017. 10.1109\/irps.2017.7936406","DOI":"10.1109\/IRPS.2017.7936406"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] D. Kobayashi, K. Hirose, H. Ikeda, and H. Saito, \u201cRadiation-induced pulse noise in soi cmos logic,\u201d Int'l Symposium on Advanced Semiconductor-on-insulator Technology and Related Physics (in 219th ECS Meeting), vol.MA2011-01, no.23, p.1442, May 2011. 10.1149\/ma2011-01\/23\/1442","DOI":"10.1149\/MA2011-01\/23\/1442"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] M. Raine, M. Gaillardin, T. Lagutere, O. Duhamel, and P. Paillet, \u201cEstimation of the single-event upset sensitivity of advanced SOI SRAMs,\u201d IEEE Trans. Nucl. Sci., vol.65, no.1, pp.339-345, Jan. 2018. 10.1109\/tns.2017.2779786","DOI":"10.1109\/TNS.2017.2779786"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] D.G. Mavis and P.H. Eaton, \u201cSoft error rate mitigation techniques for modern microcircuits,\u201d 2002 IEEE International Reliability Physics Symposium, Proc. 40th Annual (Cat. No.02CH37320), pp.216-225, 2002. 10.1109\/relphy.2002.996639","DOI":"10.1109\/RELPHY.2002.996639"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] F. Mori, M. Ebara, Y. Tsukita, J. Furuta, and K. Kobayashi, \u201cIntrinsic vulnerability to soft errors and a mitigation technique by layout optimization on dice flip flops in a 65-nm bulk process,\u201d IEEE Trans. Nucl. Sci., vol.68, no.8, pp.1727-1735, 2021. 10.1109\/tns.2021.3075176","DOI":"10.1109\/TNS.2021.3075176"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] T. Calin, M. Nicolaidis, and R. Velazco, \u201cUpset hardened memory design for submicron cmos technology,\u201d IEEE Trans. Nucl. Sci., vol.43, no.6, pp.2874-2878, 1996. 10.1109\/23.556880","DOI":"10.1109\/23.556880"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] S.M. Jahinuzzaman, M. Sharifkhani, and M. Sachdev, \u201cAn analytical model for soft error critical charge of nanometric srams,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.17, no.9, pp.1187-1195, 2009. 10.1109\/tvlsi.2008.2003511","DOI":"10.1109\/TVLSI.2008.2003511"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Liu, M. Cotter, S. Datta, and V. Narayanan, \u201cTechnology assessment of si and iii-v finfets and iii-v tunnel fets from soft error rate perspective,\u201d 2012 International Electron Devices Meeting, pp.25.5.1-25.5.4, 2012. 10.1109\/iedm.2012.6479103","DOI":"10.1109\/IEDM.2012.6479103"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] P. Roche, J.-L. Autran, G. Gasiot, and D. Munteanu, \u201cTechnology downscaling worsening radiation effects in bulk: Soi to the rescue,\u201d 2013 IEEE International Electron Devices Meeting, pp.31.1.1-31.1.4, 2013. 10.1109\/iedm.2013.6724728","DOI":"10.1109\/IEDM.2013.6724728"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] T.D. Loveless, S. Jagannathan, T. Reece, J. Chetia, B.L. Bhuva, M.W. McCurdy, L.W. Massengill, S.-J. Wen, R. Wong, and D. Rennie, \u201cNeutron- and proton-induced single event upsets for d- and dice-flip\/flop designs at a 40 nm technology node,\u201d IEEE Trans. Nucl. Sci., vol.58, no.3, pp.1008-1014, 2011. 10.1109\/tns.2011.2123918","DOI":"10.1109\/TNS.2011.2123918"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] N.J. Gaspard, S. Jagannathan, Z.J. Diggins, M.P. King, S.-J. Wen, R. Wong, T.D. Loveless, K. Lilja, M. Bounasser, T. Reece, A.F. Witulski, W.T. Holman, B.L. Bhuva, and L.W. Massengill, \u201cTechnology scaling comparison of flip-flop heavy-ion single-event upset cross sections,\u201d IEEE Trans. Nucl. Sci., vol.60, no.6, pp.4368-4373, 2013. 10.1109\/tns.2013.2289745","DOI":"10.1109\/TNS.2013.2289745"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] A. Balasubramanian, B.L. Bhuva, J.D. Black, and L.W. Massengill, \u201cRhbd techniques for mitigating effects of single-event hits using guard-gates,\u201d IEEE Trans. Nucl. Sci., vol.52, no.6, pp.2531-2535, 2005. 10.1109\/tns.2005.860719","DOI":"10.1109\/TNS.2005.860719"},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] Y.-Q. Li, H.-B. Wang, R. Liu, L. Chen, I. Nofal, Q.-Y. Chen, A.-L. He, G. Guo, S.H. Baeg, S.-J. Wen, R. Wong, Q. Wu, and M. Chen, \u201cA 65 nm temporally hardened flip-flop circuit,\u201d IEEE Trans. Nucl. Sci., vol.63, no.6, pp.2934-2940, 2016. 10.1109\/tns.2016.2608911","DOI":"10.1109\/TNS.2016.2608911"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] T. Uemura, S. Lee, D. Min, I. Moon, S. Lee, and S. Pae, \u201cSeiff: Soft error immune flip-flop for mitigating single event upset and single event transient in 10 nm finfet,\u201d 2019 IEEE International Reliability Physics Symposium (IRPS), pp.1-6, 2019. 10.1109\/irps.2019.8720513","DOI":"10.1109\/IRPS.2019.8720513"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] A. Jain, A.M. Veggetti, D. Crippa, A. Benfante, S. Gerardin, and M. Bagatin, \u201cRadiation tolerant multi-bit flip-flop system with embedded timing pre-error sensing,\u201d IEEE J. Solid-State Circuits, vol.57, no.9, pp.2878-2890, 2022. 10.1109\/jssc.2022.3149928","DOI":"10.1109\/JSSC.2022.3149928"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] H. Zhang, H. Jiang, T.R. Assis, D.R. Ball, K. Ni, J.S. Kauppila, R.D. Schrimpf, L.W. Massengill, B.L. Bhuva, B. Narasimham, S. Hatami, A. Anvar, A. Lin, and J.K. Wang, \u201cTemperature dependence of soft-error rates for ff designs in 20-nm bulk planar and 16-nm bulk finfet technologies,\u201d 2016 IEEE International Reliability Physics Symposium (IRPS), pp.5C-3-1-5C-3-5, 2016. 10.1109\/irps.2016.7574554","DOI":"10.1109\/IRPS.2016.7574554"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] K. Yamada, J. Furuta, and K. Kobayashi, \u201cRadiation-hardened flip-flops with small area and delay overheads using guard-gates in fdsoi processes,\u201d 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), pp.1-3, 2018. 10.1109\/s3s.2018.8640212","DOI":"10.1109\/S3S.2018.8640212"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] M. Ebara, K. Yamada, K. Kojima, Y. Tsukita, J. Furuta, and K. Kobayashi, \u201cEvaluation of soft-error tolerance by neutrons and heavy ions on flip flops with guard gates in a 65-nm thin box fdsoi process,\u201d IEEE Trans. Nucl. Sci., vol.67, no.7, pp.1470-1477, 2020. 10.1109\/tns.2020.3002841","DOI":"10.1109\/TNS.2020.3002841"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] R. Nakajima, T. Ito, T. Kii, M. Ebara, J. Furuta, K. Kobayashi, M. Louvat, F. Jacquet, J.-C. Eloy, O. Montfort, L. Jure, and V. Huard, \u201cSoft-error tolerance by guard-gate structures on flip-flops in 22\/65 nm fd-soi technologies,\u201d 2022 European Conference on Radiation and its Effects on Components and Systems, pp.1-5, 2022. 10.1109\/radecs55911.2022.10412515","DOI":"10.1109\/RADECS55911.2022.10412515"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] A. Makihara, T. Yamaguchi, H. Asai, Y. Tsuchiya, Y. Amano, M. Midorikawa, H. Shindou, S. Onoda, T. Hirao, Y. Nakajima, T. Takahashi, K. Ohnishi, and S. Kuboyama, \u201cOptimization for seu\/set immunity on 0.15 \u00b5m fully depleted cmos\/soi digital logic devices,\u201d IEEE Trans. Nucl. Sci., vol.53, no.6, pp.3422-3427, 2006. 10.1109\/TNS.2006.885166","DOI":"10.1109\/TNS.2006.885166"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] B. Narasimham, B.L. Bhuva, R.D. Schrimpf, L.W. Massengill, M.J. Gadlage, O.A. Amusan, W.T. Holman, A.F. Witulski, W.H. Robinson, J.D. Black, J.M. Benedetto, and P.H. Eaton, \u201cCharacterization of digital single event transient pulse-widths in 130-nm and 90-nm cmos technologies,\u201d IEEE Trans. Nucl. Sci., vol.54, no.6, pp.2506-2511, 2007. 10.1109\/tns.2007.910125","DOI":"10.1109\/TNS.2007.910125"},{"key":"23","unstructured":"[23] R. Ranica, N. Planes, O. Weber, O. Thomas, S. Haendler, D. Noblet, D. Croain, C. Gardin, and F. Arnaud, \u201cFdsoi process\/design full solutions for ultra low leakage, high speed and low voltage srams,\u201d 2013 Symposium on VLSI Circuits, pp.T210-T211, 2013."},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] J. Auerhammer, C. Hartig, K. Wendt, R. van Oostrum, G. Pfeiffer, S. Bayer, and B. Srocka, \u201cSilicon thickness variation of fd-soi wafers investigated by differential reflective microscopy,\u201d 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), pp.1-3, 2016. 10.1109\/s3s.2016.7804378","DOI":"10.1109\/S3S.2016.7804378"},{"key":"25","unstructured":"[25] Y. Yamamoto, H. Makiyama, H. Shinohara, T. Iwamatsu, H. Oda, S. Kamohara, N. Sugii, Y. Yamaguchi, T. Mizutani, and T. Hiramoto, \u201cUltralow-voltage operation of Silicon-on-Thin-BOX (SOTB) 2Mbit SRAM down to 0.37 V utilizing adaptive back bias,\u201d VLSI Cir. Symp., pp.T212-T213, 2013."},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] K. Yamada, M. Ebara, K. Kojima, Y. Tsukita, J. Furuta, and K. Kobayashi, \u201cRadiation-hardened structure to reduce sensitive range of a stacked structure for fdsoi,\u201d IEEE Trans. Nucl. Sci., vol.66, no.7, pp.1418-1426, 2019. 10.1109\/tns.2019.2908722","DOI":"10.1109\/TNS.2019.2908722"},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] J. Furuta, J. Yamaguchi, and K. Kobayashi, \u201cA radiation-hardened non-redundant flip-flop, stacked leveling critical charge flip-flop in a 65 nm thin box fd-soi process,\u201d IEEE Trans. Nucl. Sci., vol.63, no.4, pp.2080-2086, 2016. 10.1109\/tns.2016.2543745","DOI":"10.1109\/TNS.2016.2543745"},{"key":"28","unstructured":"[28] C.P. Jenet L.B., John C.I., \u201cThe radiation environment for the next generation space telescope,\u201d NGST Document, pp.A8-A12, Sep. 2000 [Online] Available: https:\/\/bhi.gsfc.nasa.gov."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] H. Asai, K. Sugimoto, I. Nashiyama, Y. Iide, K. Shiba, M. Matsuda, and Y. Miyazaki, \u201cTerrestrial neutron-induced single-event burnout in SiC power diodes,\u201d 2011 12th European Conference on Radiation and its Effects on Components and Systems, pp.238-243, Sept. 2011. 10.1109\/radecs.2011.6131401","DOI":"10.1109\/RADECS.2011.6131401"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] J.S. Kauppila, T.D. Loveless, R.C. Quinn, J.A. Maharrey, M.L. Alles, M.W. McCurdy, R.A. Reed, B.L. Bhuva, L.W. Massengill, and K. Lilja, \u201cUtilizing device stacking for area efficient hardened soi flip-flop designs,\u201d 2014 IEEE International Reliability Physics Symposium, pp.SE.4.1-SE.4.7, 2014. 10.1109\/irps.2014.6861176","DOI":"10.1109\/IRPS.2014.6861176"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] K. Yamada, H. Maruoka, J. Furuta, and K. Kobayashi, \u201cSensitivity to soft errors of nmos and pmos transistors evaluated by latches with stacking structures in a 65 nm fdsoi process,\u201d 2018 IEEE International Reliability Physics Symposium (IRPS), pp.P-SE.3-1-P-SE.3-5, 2018. 10.1109\/irps.2018.8353691","DOI":"10.1109\/IRPS.2018.8353691"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E107.C\/7\/E107.C_2023CDP0004\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,8]],"date-time":"2024-11-08T21:48:40Z","timestamp":1731102520000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E107.C\/7\/E107.C_2023CDP0004\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,1]]},"references-count":31,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2023cdp0004","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"type":"print","value":"0916-8524"},{"type":"electronic","value":"1745-1353"}],"subject":[],"published":{"date-parts":[[2024,7,1]]},"article-number":"2023CDP0004"}}