{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,5]],"date-time":"2024-10-05T03:40:15Z","timestamp":1728099615886},"reference-count":39,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2024,10,1]]},"DOI":"10.1587\/transele.2023ctp0001","type":"journal-article","created":{"date-parts":[[2024,4,8]],"date-time":"2024-04-08T22:14:20Z","timestamp":1712614460000},"page":"426-435","source":"Crossref","is-referenced-by-count":0,"title":["REM-CiM: Attentional RGB-Event Fusion Multi-Modal Analog CiM for Area\/Energy-Efficient Edge Object Detection during Both Day and Night"],"prefix":"10.1587","volume":"E107.C","author":[{"given":"Yuya","family":"ICHIKAWA","sequence":"first","affiliation":[{"name":"Dept. of Electrical Engineering and Information Systems, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ayumu","family":"YAMADA","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering and Information Systems, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoko","family":"MISAWA","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering and Information Systems, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chihiro","family":"MATSUI","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering and Information Systems, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ken","family":"TAKEUCHI","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering and Information Systems, The University of Tokyo"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] Z. Zou, K. Chen, Z. Shi, Y. Guo, and J. Ye, \u201cObject Detection in 20 Years: A Survey,\u201d Proc. IEEE, vol.111, no.3, pp.257-276, 2023. 10.1109\/jproc.2023.3238524","DOI":"10.1109\/JPROC.2023.3238524"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] Z. Chang, S. Liu, X. Xiong, Z. Cai, and G. Tu, \u201cA Survey of Recent Advances in Edge-Computing-Powered Artificial Intelligence of Things,\u201d IEEE Internet Things J. Journal, vol.8, no.18, pp.13849-13875, 2021. 10.1109\/jiot.2021.3088875","DOI":"10.1109\/JIOT.2021.3088875"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] L. Liu, Y. Yao, R. Wang, B. Wu, and W. Shi, \u201cEquinox: A Road-Side Edge Computing Experimental Platform for CAVs,\u201d MetroCAD, pp.41-42, 2020. 10.1109\/metrocad48866.2020.00014","DOI":"10.1109\/MetroCAD48866.2020.00014"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Chang, A.S. Lele, S.D. Spetalnick, B. Crafton, S. Konno, Z. Wan, A. Bhat, W.-S. Khwa, Y.-D. Chih, M.-F. Chang, and A. Raychowdhury, \u201cA 73.53TOPS\/W 14.74TOPS Heterogeneous RRAM In-Memory and SRAM Near-Memory SoC for Hybrid Frame and Event-Based Target Tracking,\u201d ISSCC, pp.426-428, 2023. 10.1109\/isscc42615.2023.10067544","DOI":"10.1109\/ISSCC42615.2023.10067544"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] N. Verma, H. Jia, H. Valavi, Y. Tang, M. Ozatay, L.-Y. Chen, B. Zhang, and P. Deaville, \u201cIn-Memory Computing: Advances and Prospects,\u201d IEEE SSC-M, vol.11, no.3, pp.43-55, 2019. 10.1109\/mssc.2019.2922889","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Lin and F. Zhang, \u201cR<sup>3<\/sup>LIVE: A Robust, Real-time, RGB-colored, LiDAR-Inertial-Visual tightly-coupled state Estimation and mapping package,\u201d ICRA, pp.10672-10678, 2022. 10.1109\/icra46639.2022.9811935","DOI":"10.1109\/ICRA46639.2022.9811935"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Z. Wu, S. Gobichettipalayam, B. Tamadazte, G. Allibert, D.P. Paudel, and C. Demonceaux, \u201cRobust RGB-D Fusion for Saliency Detection,\u201d 3DV, pp.403-413, 2022. 10.1109\/3dv57658.2022.00052","DOI":"10.1109\/3DV57658.2022.00052"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] G. Gallego, T. Delbruck, G. Orchard, C. Bartolozzi, B. Taba, A. Censi, S. Leutenegger, A.J. Davison, J. Conradt, K. Daniilidis, and D. Scaramuzza, \u201cEvent-Based Vision: A Survey,\u201d IEEE IEEE Trans. Pattern Anal. Mach. Intell., vol.44, no.1, pp.154-180, 2022. 10.1109\/tpami.2020.3008413","DOI":"10.1109\/TPAMI.2020.3008413"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] P. Lichtsteiner, C. Posch, and T. Delbruck, \u201cA 128 X 128 120db 30mw asynchronous vision sensor that responds to relative intensity change,\u201d ISSCC, pp.2060-2069, 2006. 10.1109\/isscc.2006.1696265","DOI":"10.1109\/ISSCC.2006.1696265"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] T. Finateu, A. Niwa, D. Matolin, K. Tsuchimoto, A. Mascheroni, E. Reynaud, P. Mostafalu, F. Brady, L. Chotard, F. LeGoff, H.Takahashi, H. Wakabayashi, Y. Oike, and C. Posch, \u201c5.10 A 1280\u00d7720 Back-Illuminated Stacked Temporal Contrast Event-Based Vision Sensor with 4.86\u03bcm Pixels, 1.066GEPS Readout, Programmable Event-Rate Controller and Compressive Data-Formatting Pipeline,\u201d ISSCC, pp.112-114, 2020. 10.1109\/isscc19947.2020.9063149","DOI":"10.1109\/ISSCC19947.2020.9063149"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] A. Tomy, A. Paigwar, K.S. Mann, A. Renzaglia, and C. Laugier, \u201cFusing Event-based and RGB camera for Robust Object Detection in Adverse Conditions,\u201d ICRA, pp.933-939, 2022. 10.1109\/icra46639.2022.9812059","DOI":"10.1109\/ICRA46639.2022.9812059"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] L. Sun, C. Sakaridis, J. Liang, Q. Jiang, K. Yang, P. Sun, Y. Ye, K. Wang, and L.V. Gool, \u201cEvent-based fusion for motion deblurring with cross-modal attention,\u201d ECCV, vol.13678, pp.412-428, 2022. 10.1007\/978-3-031-19797-0_24","DOI":"10.1007\/978-3-031-19797-0_24"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] P. Shi, J. Peng, J. Qiu, X. Ju, F.P.W. Lo, and B. Lo, \u201cEVEN: An Event-Based Framework for Monocular Depth Estimation at Adverse Night Conditions,\u201d arXiv preprint arXiv:2302.03680, 2023.","DOI":"10.1109\/ROBIO58561.2023.10354658"},{"key":"14","unstructured":"[14] Z. Zhou, Z. Wu, R. Boutteau, F. Yang, C. Demonceaux, and D. Ginhac, \u201cRGB-Event Fusion for Moving Object Detection in Autonomous Driving,\u201d arXiv preprint Arxiv:2209.08323v2."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S. Tulyakov, A. Bochicchio, D. Gehrig, S. Georgoulis, Y. Li, and D. Scaramuzza, \u201cTime lens++: Event-based frame interpolation with parametric non-linear flow and multi-scale fusion,\u201d CVPR, pp.17734-17743, 2022. 10.1109\/cvpr52688.2022.01723","DOI":"10.1109\/CVPR52688.2022.01723"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] F. Pellizzer, A. Piirovano, R. Bez, and R.L. Mayer, \u201cStatus and Perspectives of Chalcogenide-based Cross-Point Memories (Invited),\u201d IEEE International Electron Devices Meeting (IEDM), pp.1-4, 2023. 10.1109\/iedm45741.2023.10413669","DOI":"10.1109\/IEDM45741.2023.10413669"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] N. Lepri, A. Glukhov, L. Cattaneo, M. Farronato, P. Mannocci, and D. Ielmini, \u201cIn-memory computing for machine learning and deep learning,\u201d IEEE Journal of the Electron Devices Society, vol.11, pp.587-601, 2023. 10.1109\/jeds.2023.3265875","DOI":"10.1109\/JEDS.2023.3265875"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] R. Mochida, K. Kouno, Y. Hayata, M. Nakayama, T. Ono, H. Suwa, R. Yasuhara, K. Katayama, T. Mikawa, and Y. Gohou, \u201cA 4M Synapses integrated Analog ReRAM based 66.5 TOPS\/W Neural-Network Processor with Cell Current Controlled Writing and Flexible Network Architecture,\u201d VLSI Tech., pp.175-176, 2018. 10.1109\/vlsit.2018.8510676","DOI":"10.1109\/VLSIT.2018.8510676"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J. Han, H. Liu, M. Wang, Z. Li, and Y. Zhang, \u201cERA-LSTM: An Efficient ReRAM-Based Architecture for Long Short-Term Memory,\u201d IEEE Trans. Parallel Distrib. Syst., vol.31, no.6, pp.1328-1342, 2020. 10.1109\/tpds.2019.2962806","DOI":"10.1109\/TPDS.2019.2962806"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] C.-X. Xue, W.-H. Chen, J.-S. Liu, J.-F. Li, W.-Y. Lin, W.-E. Lin, J.-H. Wang, W.-C. Wei, T.-W. Chang, T.-C. Chang, T.-Y. Huang, H.-Y. Kao, S.-Y. Wei, Y.-C. Chiu, C.-Y. Lee, C.-C. Lo, Y.-C. King, C.-J. Lin, R.-S. Liu, C.-C. Hsieh, K.-T. Tang, and M.-F. Chang, \u201c24.1 A 1Mb Multibit ReRAM Computing-In-Memory Macro with 14.6ns Parallel MAC Computing Time for CNN Based AI Edge Processors,\u201d 2019 IEEE ISSCC, pp.388-390, 2019. 10.1109\/isscc.2019.8662395","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] S. Woo, J. Park, J.-Y. Lee, and I.S. Kweon, \u201cCbam: Convolutional block attention module,\u201d ECCV, vol.11211, pp.3-19, 2018. 10.1007\/978-3-030-01234-2_1","DOI":"10.1007\/978-3-030-01234-2_1"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] L. Song et al., \u201cPipeLayer: A Pipelined ReRAM-Based Accelerator for Deep Learning,\u201d HPCA, pp.541-552, 2017. 10.1109\/hpca.2017.55","DOI":"10.1109\/HPCA.2017.55"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] Q. Liu, B. Gao, P. Yao, D. Wu, J. Chen, Y. Pang, W. Zhang, Y. Liao, C.-X. Xue, W.-H. Chen, J. Tang, Y. Wang, M.-F. Chang, H. Qian, and H. Wu, \u201c33.2 A Fully Integrated Analog ReRAM Based 78.4TOPS\/W Compute-In-Memory Chip with Fully Parallel MAC Computing,\u201d ISSCC, pp.500-502, 2020. 10.1109\/isscc19947.2020.9062953","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] P. Chen, M. Wu, Y. Ma, L. Ye, and R. Huang, \u201cRIMAC: An Array-level ADC\/DAC-Free ReRAM-Based In-Memory DNN Processor with Analog Cache and Computation,\u201d ASP-DAC, pp.228-233, 2023. 10.1145\/3566097.3567860","DOI":"10.1145\/3566097.3567860"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] H. Jiang, W. Li, S. Huang, and S. Yu, \u201cA 40nm Analog-Input ADC-Free Compute-in-Memory RRAM Macro with Pulse-Width Modulation between Sub-arrays,\u201d VLSI Technology and Circuits, pp.266-267, 2022. 10.1109\/vlsitechnologyandcir46769.2022.9830211","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830211"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S. Yu, X. Sun, X. Peng, and S. Huang, \u201cCompute-in-Memory with Emerging Nonvolatile-Memories: Challenges and Prospects,\u201d CICC, pp.1-4, 2020. 10.1109\/cicc48029.2020.9075887","DOI":"10.1109\/CICC48029.2020.9075887"},{"key":"27","unstructured":"[27] H. Wu, P. Judd, X. Zhang, M. Isaev, and P. Micikevicius, \u201cInteger Quantization for Deep Learning Inference: Principles and Empirical Evaluation,\u201d arXiv preprint https:\/\/arxiv.org\/abs\/2004.09602."},{"key":"28","unstructured":"[28] J. Choi, S. Venkataramani, V.V. Srinivasan, K. Gopalakrishnan, Z. Wang, and P. Chuang, \u201cAccurate and efficient 2-bit quantized neural networks,\u201d Proc. Machine Learning and Systems, vol.1, pp.348-359, 2019."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] S. Fukuyama et al., \u201cComprehensive Analysis of Data-Retention and Endurance Trade-Off of 40nm TaOx-based ReRAM,\u201d IRPS, pp.1-6, 2019. 10.1109\/irps.2019.8720436","DOI":"10.1109\/IRPS.2019.8720436"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] Y.-H. Lin, C.-H. Wang, M.-H. Lee, D.-Y. Lee, Y.-Y. Lin, F.-M. Lee, H.-L. Lung, K.-C. Wang, T.-Y. Tseng, and C.-Y. Lu, \u201cPerformance Impacts of Analog ReRAM Non-ideality on Neuromorphic Computing,\u201d IEEE Trans. Electron Devices, vol.66, no.3, pp.1289-1295, 2019. 10.1109\/ted.2019.2894273","DOI":"10.1109\/TED.2019.2894273"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] K. Taoka, N. Misawa, S. Koshino, C. Matsui, and K. Takeuchi, \u201cSimulated Annealing Algorithm &amp; ReRAM Device Co-optimization for Computation-in-Memory,\u201d 2021 IEEE International Memory Workshop (IMW), Dresden, Germany, pp.1-4, 2021. 10.1109\/imw51353.2021.9439610","DOI":"10.1109\/IMW51353.2021.9439610"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] K. He, X. Zhang, S. Ren, and J. Sun, \u201cDeep Residual Learning for Image Recognition,\u201d CVPR, pp.770-778, 2016. 10.1109\/cvpr.2016.90","DOI":"10.1109\/CVPR.2016.90"},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] M. Gehrig, W. Aarents, D. Gehrig, and D. Scaramuzza, \u201cDSEC: A Stereo Event Camera Dataset for Driving Scenarios,\u201d IEEE RALs, vol.6, no.3, pp.4947-4954, 2021. 10.1109\/lra.2021.3068942","DOI":"10.1109\/LRA.2021.3068942"},{"key":"34","unstructured":"[34] Ultralytics. Yolov5. [Online]. Available: https:\/\/github.com\/ultralytics\/yolov5."},{"key":"35","doi-asserted-by":"crossref","unstructured":"[35] A.Z. Zhu, L. Yuan, K. Chaney, and K. Daniilidis, \u201cUnsupervised Event-Based Learning of Optical Flow, Depth, and Egomotion,\u201d CVPR, pp.989-997, 2019. 10.1109\/cvpr.2019.00108","DOI":"10.1109\/CVPR.2019.00108"},{"key":"36","doi-asserted-by":"crossref","unstructured":"[36] Q. Liu, B. Gao, P. Yao, D. Wu, J. Chen, Y. Pang, W. Zhang, Y. Liao, C.-X. Xue, W.-H. Chen, J. Tang, Y. Wang, M.-F. Chang, H. Qian, and H. Wu, \u201c33.2 A Fully Integrated Analog ReRAM Based 78.4TOPS\/W Compute-In-Memory Chip with Fully Parallel MAC Computing,\u201d 2020 IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, USA, pp.500-502, 2020. 10.1109\/isscc19947.2020.9062953","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"37","doi-asserted-by":"crossref","unstructured":"[37] A. Parmar, K. Prasad, N. Rao, and J. Mekie, \u201cAn Automated Approach to Compare Bit Serial and Bit Parallel In-Memory Computing for DNNs,\u201d 2022 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, TX, USA, pp.2948-2952, 2022. 10.1109\/iscas48785.2022.9937586","DOI":"10.1109\/ISCAS48785.2022.9937586"},{"key":"38","doi-asserted-by":"crossref","unstructured":"[38] A. Yamada, N. Misawa, C. Matsui, and K. Takeuchi, \u201cLIORAT: NN Layer I\/O Range Training for Area\/Energy-Efficient Low-Bit A\/D Conversion System Design in Error-Tolerant Computation-in-Memory,\u201d 2023 IEEE\/ACM International Conference on Computer Aided Design (ICCAD), San Francisco, CA, USA, pp.1-9, 2023. 10.1109\/iccad57390.2023.10323664","DOI":"10.1109\/ICCAD57390.2023.10323664"},{"key":"39","doi-asserted-by":"publisher","unstructured":"[39] X. Peng, R. Liu, and S. Yu, \u201cOptimizing Weight Mapping and Data Flow for Convolutional Neural Networks on Processing-in-Memory Architectures,\u201d IEEE IEEE Trans. Circuits Syst.-I, vol.67, no.4, pp.1333-1343, 2020. 10.1109\/tcsi.2019.2958568","DOI":"10.1109\/TCSI.2019.2958568"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E107.C\/10\/E107.C_2023CTP0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,5]],"date-time":"2024-10-05T03:24:35Z","timestamp":1728098675000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E107.C\/10\/E107.C_2023CTP0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,1]]},"references-count":39,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2023ctp0001","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"type":"print","value":"0916-8524"},{"type":"electronic","value":"1745-1353"}],"subject":[],"published":{"date-parts":[[2024,10,1]]},"article-number":"2023CTP0001"}}