{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T08:32:02Z","timestamp":1761294722678,"version":"3.28.0"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1587\/transele.2023ecp5045","type":"journal-article","created":{"date-parts":[[2024,4,9]],"date-time":"2024-04-09T22:25:46Z","timestamp":1712701546000},"page":"255-262","source":"Crossref","is-referenced-by-count":1,"title":["Measuring SET Pulse Widths in pMOSFETs and nMOSFETs Separately by Heavy Ion and Neutron Irradiation"],"prefix":"10.1587","volume":"E107.C","author":[{"given":"Jun","family":"FURUTA","sequence":"first","affiliation":[{"name":"Graduate School of Science and Technology, Kyoto Institute of Technology"}]},{"given":"Shotaro","family":"SUGITANI","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kyoto Institute of Technology"}]},{"given":"Ryuichi","family":"NAKAJIMA","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kyoto Institute of Technology"}]},{"given":"Takafumi","family":"ITO","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kyoto Institute of Technology"}]},{"given":"Kazutoshi","family":"KOBAYASHI","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Technology, Kyoto Institute of Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] T. Karnik and P. Hazucha, \u201cCharacterization of soft errors caused by single event upsets in CMOS processes,\u201d IEEE Trans. Dependable Secure Comput., vol.1, no.2, pp.128-143, 2004. 10.1109\/tdsc.2004.14","DOI":"10.1109\/TDSC.2004.14"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] H. Kobayashi, N. Kawamoto, J. Kase, and K. Shiraish, \u201cAlpha particle and neutron-induced soft error rates and scaling trends in SRAM,\u201d IEEE International Reliability Physics Symposium, pp.206-211, 2009. 10.1109\/irps.2009.5173252","DOI":"10.1109\/IRPS.2009.5173252"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] N. Seifert, P. Slankard, M. Kirsch, B. Narasimham, V. Zia, C. Brookreson, A. Vo, S. Mitra, B. Gill, and J. Maiz, \u201cRadiation-induced soft error rates of advanced CMOS bulk devices,\u201d IEEE International Reliability Physics Symposium, pp.217-225, 2006. 10.1109\/relphy.2006.251220","DOI":"10.1109\/RELPHY.2006.251220"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] B. Narasimham, V. Chaudhary, M. Smith, L. Tsau, D. Ball, and B. Bhuva, \u201cScaling trends in the soft error rate of SRAMs from planar to 5-nm finfet,\u201d 2021 IEEE International Reliability Physics Symposium (IRPS), pp.1-5, 2021. 10.1109\/irps46558.2021.9405216","DOI":"10.1109\/IRPS46558.2021.9405216"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] N.N. Mahatme, I. Chatterjee, B.L. Bhuva, J. Ahlbin, L.W. Massengill, and R. Shuler, \u201cAnalysis of soft error rates in combinational and sequential logic and implications of hardening for advanced technologies,\u201d IEEE International Reliability Physics Symposium, pp.1031-1035, 2010. 10.1109\/irps.2010.5488680","DOI":"10.1109\/IRPS.2010.5488680"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] B. Gill, N. Seifert, and V. Zia, \u201cComparison of alpha-particle and neutron-induced combinational and sequential logic error rates at the 32nm technology node,\u201d IEEE International Reliability Physics Symposium, pp.199-205, 2009. 10.1109\/irps.2009.5173251","DOI":"10.1109\/IRPS.2009.5173251"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] P. Eaton, J. Benedetto, D. Mavis, K. Avery, M. Sibley, M. Gadlage, and T. Turflinger, \u201cSingle event transient pulsewidth measurements using a variable temporal latch technique,\u201d IEEE Trans. Nucl. Sci., vol.51, no.6, pp.3365-3368, 2004. 10.1109\/tns.2004.840020","DOI":"10.1109\/TNS.2004.840020"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] E. Keren, S. Greenberg, N.M. Yitzhak, D. David, N. Refaeli, and A. Haran, \u201cCharacterization and mitigation of single-event transients in Xilinx 45-nm SRAM-based FPGA,\u201d IEEE Trans. Nucl. Sci., vol.66, no.6, pp.946-954, 2019. 10.1109\/TNS.2019.2916151","DOI":"10.1109\/TNS.2019.2916151"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] M.J. Gadlage, J. Ahlbin, B. Narasimham, V. Ramachandran, C.A. Dinkins, N.D. Pate, B.L. Bhuva, R.D. Schrimpf, L.W. Massengill, R.L. Shuler, and D. McMorrow, \u201cIncreased single-event transient pulsewidths in a 90-nm bulk CMOS technology operating at elevated temperatures,\u201d IEEE Trans. Device Mater. Rel., vol.10, no.1, pp.157-163, 2010. 10.1109\/TDMR.2009.2036719","DOI":"10.1109\/TDMR.2009.2036719"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Furuta, R. Yamamoto, K. Kobayashi, and H. Onodera, \u201cEvaluation of parasitic bipolar effects on neutron-induced SET rates for logic gates,\u201d IEEE International Reliability Physics Symposium, pp.SE.5.1-SE.5.5, 2012. 10.1109\/IRPS.2012.6241930","DOI":"10.1109\/IRPS.2012.6241930"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] Y. Yanagawa, K. Hirose, H. Saito, D. Kobayashi, S. Fukuda, S. Ishii, D. Takahashi, K. Yamamoto, and Y. Kuroda, \u201cDirect measurement of SET pulse widths in 0.2-\u00b5m SOI logic cells irradiated by heavy ions,\u201d IEEE Trans. Nucl. Sci., vol.53, no.6, pp.3575-3578, 2006. 10.1109\/TNS.2006.885110","DOI":"10.1109\/TNS.2006.885110"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S. Jagannathan, M.J. Gadlage, B.L. Bhuva, R.D. Schrimpf, B. Narasimham, J. Chetia, J.R. Ahlbin, and L.W. Massengill, \u201cIndependent measurement of SET pulse widths from n-hits and p-hits in 65-nm CMOS,\u201d IEEE Trans. Nucl. Sci., vol.57, no.6, pp.3386-3391, 2010. 10.1109\/TNS.2010.2076836","DOI":"10.1109\/TNS.2010.2076836"},{"key":"13","doi-asserted-by":"publisher","unstructured":"[13] C. Jianjun, C. Shuming, C. Yaqing, and L. Bin, \u201cCharacterization of single-event transient pulse quenching among dummy gate isolated logic nodes in 65 nm twin-well and triple-well CMOS technologies,\u201d IEEE Trans. Nucl. Sci., vol.62, no.5, pp.2302-2309, 2015. 10.1109\/TNS.2015.2469740","DOI":"10.1109\/TNS.2015.2469740"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] B. Narasimham, B.L. Bhuva, R.D. Schrimpf, L.W. Massengill, M.J Gadlage, W.T. Holman, A.F. Witulski, W.H. Robinson, J.D. Black, J.M. Benedetto, and P.H. Eaton, \u201cEffects of guard bands and well contacts in mitigating long SETs in advanced CMOS processes,\u201d 9th European Conference on Radiation and Its Effects on Components and Systems, pp.1-6, 2007. 10.1109\/RADECS.2007.5205574","DOI":"10.1109\/RADECS.2007.5205574"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] V. Ferlet-Cavrois, P. Paillet, D. McMorrow, N. Fel, J. Baggio, S. Girard, O. Duhamel, J.S. Melinger, M. Gaillardin, J.R. Schwank, P.E. Dodd, M.R. Shaneyfelt, and J.A. Felix, \u201cNew insights into single event transient propagation in chains of inverters \u2014 Evidence for propagation-induced pulse broadening,\u201d IEEE Trans. Nucl. Sci., vol.54, no.6, pp.2338-2346, 2007. 10.1109\/TNS.2007.910202","DOI":"10.1109\/TNS.2007.910202"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] M.J. Gadlage, J.R. Ahlbin, B.L. Bhuva, N.C. Hooten, N.A. Dodds, R.A. Reed, L.W. Massengill, R.D. Schrimpf, and G. Vizkelethy, \u201cAlpha-particle and focused-ion-beam-induced single-event transient measurements in a bulk 65-nm CMOS technology,\u201d IEEE Trans. Nucl. Sci., vol.58, no.3, pp.1093-1097, 2011. 10.1109\/TNS.2011.2112378","DOI":"10.1109\/TNS.2011.2112378"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] R. Harada, Y. Mitsuyama, M. Hashimoto, and T. Onoye, \u201cImpact of NBTI-induced pulse-width modulation on SET pulse-width measurement,\u201d IEEE Trans. Nucl. Sci., vol.60, no.4, pp.2630-2634, 2013. 10.1109\/TNS.2012.2232680","DOI":"10.1109\/TNS.2012.2232680"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] N. Mikami, T. Nakauchi, A. Oyama, H. Kobayashi, and H. Usui, \u201cRole of the deep parasitic bipolar device in mitigating the single event transient phenomenon,\u201d IEEE International Reliability Physics Symposium, pp.936-939, 2009. 10.1109\/IRPS.2009.5173384","DOI":"10.1109\/IRPS.2009.5173384"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] C.L.-M. de Boissac, F. Abouzeid, V. Malherbe, G. Gasiot, P. Roche, and J.-L. Autran, \u201cInfluence of supply voltage and body biasing on single-event upsets and single-event transients in UTBB FD-SOI,\u201d IEEE Trans. Nucl. Sci., vol.68, no.5, pp.850-856, 2021. 10.1109\/TNS.2021.3071963","DOI":"10.1109\/TNS.2021.3071963"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] R. Harada, Y. Mitsuyama, M. Hashimoto, and T. Onoye, \u201cSet pulse-width measurement eliminating pulse-width modulation and within-die process variation effects,\u201d IEEE International Reliability Physics Symposium, pp.SE.1.1-SE.1.6, 2012. 10.1109\/IRPS.2012.6241926","DOI":"10.1109\/IRPS.2012.6241926"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] Z. Li, L. Berti, J. Wouters, J. Wang, and P. Leroux, \u201cCharacterization of the total charge and time duration for single-event transient voltage pulses in a 65-nm CMOS technology,\u201d IEEE Trans. Nucl. Sci., vol.69, no.7, pp.1593-1601, 2022. 10.1109\/TNS.2022.3141070","DOI":"10.1109\/TNS.2022.3141070"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] D.S. Kung and R. Puri, \u201cOptimal P\/N width ratio selection for standard cell libraries,\u201d 1999 IEEE\/ACM International Conference on Computer-Aided Design, Digest of Technical Papers (Cat. no.99CH37051), pp.178-184, 1999. 10.1109\/ICCAD.1999.810645","DOI":"10.1109\/ICCAD.1999.810645"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] L.W. Massengill, O.A. Amusan, S. Dasgupta, A.L. Sternberg, J.D. Black, A.F. Witulski, B.L. Bhuva, and M.L. Alles, \u201cSoft-error charge-sharing mechanisms at sub-100nm technology nodes,\u201d 2007 IEEE International Conference on Integrated Circuit Design and Technology, pp.1-4, 2007. 10.1109\/ICICDT.2007.4299576","DOI":"10.1109\/ICICDT.2007.4299576"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] J. Chen, J. Yu, P. Yu, B. Liang, and Y. Chi, \u201cCharacterization of the effect of pulse quenching on single-event transients in 65-nm twin-well and triple-well CMOS technologies,\u201d IEEE Trans. Device Mater. Rel., vol.18, no.1, pp.12-17, 2018. 10.1109\/TDMR.2018.2797074","DOI":"10.1109\/TDMR.2018.2797074"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] J.S. Kauppila, T.D. Loveless, R.C. Quinn, J.A. Maharrey, M.L. Alles, M.W. McCurdy, R.A. Reed, B.L. Bhuva, L.W. Massengill, and K. Lilja, \u201cUtilizing device stacking for area efficient hardened SOI flip-flop designs,\u201d 2014 IEEE International Reliability Physics Symposium, pp.SE.4.1-SE.4.7, 2014. 10.1109\/IRPS.2014.6861176","DOI":"10.1109\/IRPS.2014.6861176"},{"key":"26","unstructured":"[26] JEDEC Standard, \u201cMeasurement and reporting of alpha particle and terrestrial cosmic ray-induced soft errors in semiconductor devices,\u201d JESD89B, Sept. 2021."},{"key":"27","doi-asserted-by":"publisher","unstructured":"[27] Y.M. Aneesh and B. Bindu, \u201cA physics-based single event transient pulse width model for CMOS VLSI circuits,\u201d IEEE Trans. Device Mater. Rel., vol.20, no.4, pp.723-730, 2020. 10.1109\/TDMR.2020.3023285","DOI":"10.1109\/TDMR.2020.3023285"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] D.A. Black, W.H. Robinson, I.Z. Wilcox, D.B. Limbrick, and J.D. Black, \u201cModeling of single event transients with dual double-exponential current sources: Implications for logic cell characterization,\u201d IEEE Trans. Nucl. Sci., vol.62, no.4, pp.1540-1549, 2015. 10.1109\/TNS.2015.2449073","DOI":"10.1109\/TNS.2015.2449073"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] J.R. Ahlbin, L.W. Massengill, B.L. Bhuva, B. Narasimham, M.J. Gadlage, and P.H. Eaton, \u201cSingle-event transient pulse quenching in advanced CMOS logic circuits,\u201d IEEE Trans. Nucl. Sci., vol.56, no.6, pp.3050-3056, 2009. 10.1109\/TNS.2009.2033689","DOI":"10.1109\/TNS.2009.2033689"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] K. Zhang, R. Yamamoto, J. Furuta, K. Kobayashi, and H. Onodera, \u201cParasitic bipolar effects on soft errors to prevent simultaneous flips of redundant flip-flops,\u201d 2012 IEEE International Reliability Physics Symposium (IRPS), pp.5B.2.1-5B.2.4, 2012. 10.1109\/IRPS.2012.6241844","DOI":"10.1109\/IRPS.2012.6241844"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] J.R. Ahlbin and P. Gadfort, \u201cImpact of ultra-low voltages on single-event transients and pulse quenching,\u201d 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), pp.1-3, 2014. 10.1109\/S3S.2014.7028237","DOI":"10.1109\/S3S.2014.7028237"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E107.C\/9\/E107.C_2023ECP5045\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,15]],"date-time":"2024-11-15T23:59:32Z","timestamp":1731715172000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E107.C\/9\/E107.C_2023ECP5045\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":31,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2023ecp5045","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"type":"print","value":"0916-8524"},{"type":"electronic","value":"1745-1353"}],"subject":[],"published":{"date-parts":[[2024,9,1]]},"article-number":"2023ECP5045"}}