{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T00:18:31Z","timestamp":1725754711873},"reference-count":16,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2024,9,1]]},"DOI":"10.1587\/transele.2023fup0002","type":"journal-article","created":{"date-parts":[[2024,6,2]],"date-time":"2024-06-02T22:15:06Z","timestamp":1717366506000},"page":"232-236","source":"Crossref","is-referenced-by-count":0,"title":["Digital\/Analog-Operation of Hf-Based FeNOS Nonvolatile Memory Utilizing Ferroelectric Nondoped HfO&lt;sub&gt;2&lt;\/sub&gt; Blocking Layer"],"prefix":"10.1587","volume":"E107.C","author":[{"given":"Shun-ichiro","family":"OHMI","sequence":"first","affiliation":[{"name":"Tokyo Institute of Technology"}]}],"member":"532","reference":[{"doi-asserted-by":"publisher","unstructured":"[1] W. Shim and S. Yu, \u201cTechnological design of 3D NAND-based compute-in-memory architecture for GB-scale deep neural network,\u201d IEEE Electron Dev. Lett., vol.42, no.2, pp.160-163, 2021. DOI: 10.1109\/LED.2020.3048101 10.1109\/LED.2020.3048101","key":"1","DOI":"10.1109\/LED.2020.3048101"},{"doi-asserted-by":"crossref","unstructured":"[2] C.-C. Hsieh, H.-T. Lue, Y.-C. Li, S.-N. Hung, C.-H. Hung, K.-C. Wang, and C.-Y. Lu, \u201cChip demonstration of a high-density (43Gb) and high-search-bandwidth (300Gb\/s) 3D NAND based in-memory search accelerator for ternary content addressable memory (TCAM) and proximity search of hamming distance,\u201d VLSI Symp., Tech. Dig., T15-1, 2023. 10.23919\/vlsitechnologyandcir57934.2023.10185361","key":"2","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185361"},{"doi-asserted-by":"crossref","unstructured":"[3] S. Kudoh and S. Ohmi, \u201cMulti-level 2-bit\/cell operation utilizing Hf-based MONOS nonvolatile memory,\u201d 76th Device Res. Conf., Conf. Dig., pp.157-158, 2018. 10.1109\/drc.2018.8442216","key":"3","DOI":"10.1109\/DRC.2018.8442216"},{"doi-asserted-by":"publisher","unstructured":"[4] S. Ohmi, Y. Horiuchi, H. Morita, A. Ihara, and J.Y. Pyo, \u201cHfN multi charge trapping layers for Hf-based metal-oxide-nitride-oxide-Si nonvolatile memory,\u201d Jpn. J. Appl. Phys., vol.60, SBBB03, 2021. DOI: 10.35848\/1347-4065\/abe09f 10.35848\/1347-4065\/abe09f","key":"4","DOI":"10.35848\/1347-4065\/abe09f"},{"doi-asserted-by":"publisher","unstructured":"[5] Y. Seo, H.-M. An, M.Y. Song, and T.G. Kim, \u201cCharge trap flash memory using ferroelectric materials as a blocking layer,\u201d Appl. Phys. Lett., vol.100, 173507, 2012. DOI: 10.1063\/1.4705411 10.1063\/1.4705411","key":"5","DOI":"10.1063\/1.4705411"},{"doi-asserted-by":"publisher","unstructured":"[6] T. B\u00f6scke, J. M\u00fcller, D. Br\u00e4uhaus, U. Schr\u00f6der, and U. B\u00f6ttger, \u201cFerroelectricity in hafnium oxide thin films,\u201d Appl. Phys. Lett., vol.99, 102903, 2011. DOI: 10.1063\/1.3634052 10.1063\/1.3634052","key":"6","DOI":"10.1063\/1.3634052"},{"doi-asserted-by":"publisher","unstructured":"[7] H. Ji, Y. Wei, X. Zhang, and R. Jiang, \u201cImprovement of charge injection using ferroelectric Si:HfO<sub>2<\/sub> as blocking layer in MONOS charge trapping memory,\u201d IEEE J. Electron Devices Soc., vol.6, pp.121-125, 2018. DOI: 10.1109\/JEDS.2017.2785304 10.1109\/JEDS.2017.2785304","key":"7","DOI":"10.1109\/JEDS.2017.2785304"},{"doi-asserted-by":"publisher","unstructured":"[8] E.J. Shin, G. Lee, S. Kim, J.H. Chu, and B.J. Cho, \u201cDual-mechanism memory combining charge trapping and polarization switching for wide memory window flash cell,\u201d IEEE Electron Dev. Lett., vol.44, no.7, pp.1108-1111, 2023. DOI: 10.1109\/LED.2023.3282366 10.1109\/LED.2023.3282366","key":"8","DOI":"10.1109\/LED.2023.3282366"},{"doi-asserted-by":"crossref","unstructured":"[9] S. Ohmi, H. Morita, M. Hayashi, A. Ihara, and J.Y. Pyo, \u201cFerroelectric nondoped HfO<sub>2<\/sub> blocking layer formation for Hf-based FeNOS analog memory applications,\u201d 78th Device Res. Conf., Conf. Dig., pp.67-68, 2021. DOI: 10.1109\/DRC52342.2021.9467182 10.1109\/DRC52342.2021.9467182","key":"9","DOI":"10.1109\/DRC52342.2021.9467182"},{"doi-asserted-by":"crossref","unstructured":"[10] J.W. Shin, M. Tanuma, J. Pyo, and S. Ohmi, \u201cUltrathin ferroelectric nondoped HfO<sub>2<\/sub> for MFSFET with high-speed and low-voltage operation,\u201d 80th Device Res. Conf., Conf. Dig., pp.73-74, 2021. 10.1109\/DRC55272.2022.9855780","key":"10","DOI":"10.1109\/DRC55272.2022.9855780"},{"unstructured":"[11] W. Zhang, M. Tanuma, J.W. Shin, and S. Ohmi, \u201cPMA condition dependence on the FeNOS diodes with ferroelectric non-doped HfO<sub>2<\/sub> blocking layer,\u201d Asia-Pacific Workshop on Fundamentals and Applications of Advanced Semiconductor Devices, Workshop Dig., pp.142-143, 2022.","key":"11"},{"doi-asserted-by":"publisher","unstructured":"[12] J.-W. Shin, M. Tanuma, and S. Ohmi, \u201cMFSFET with 5nm thick ferroelectric nondoped HfO<sub>2<\/sub> gate insulator utilizing low power sputtering for Pt gate electrode deposition,\u201d IEICE Trans. Electron., vol.E105-C, no.10, pp.578-583, Oct. 2022. DOI: 10.1587\/transele.2021FUP0003 10.1587\/transele.2021FUP0003","key":"12","DOI":"10.1587\/transele.2021FUP0003"},{"unstructured":"[13] S. Ohmi, E.K. Hong, S. Awakura, and Y. Sekiguchi, \u201cDigital\/analog mixed-operation of Hf-based FeNOS nonvolatile memory with ferroelectric nondoped HfO<sub>2<\/sub> blocking layer,\u201d 2023 Asia-Pacific Workshop on Advanced Semiconductor Devices, Workshop Dig., pp.118-119, 2023.","key":"13"},{"doi-asserted-by":"crossref","unstructured":"[14] L.M. Terman, \u201cAn investigation of surface states at a silicon\/silicon oxide interface employing metal-oxide-silicon diodes,\u201d Solid-State Electronics, vol.5, no.5, pp.285-299, 1962. DOI: 10.1016\/0038-1101(62)90111-9 10.1016\/0038-1101(62)90111-9","key":"14","DOI":"10.1016\/0038-1101(62)90111-9"},{"doi-asserted-by":"publisher","unstructured":"[15] S. Saito, K. Torii, M. Hiratani, and T. Onai, \u201cAnalytical quantum mechanical model for accumulation capacitance of MOS structures,\u201d IEEE Electron Device Lett., vol.23, no.6, pp.348-350, 2002. DOI: 10.1109\/LED.2002.1004231 10.1109\/LED.2002.1004231","key":"15","DOI":"10.1109\/LED.2002.1004231"},{"doi-asserted-by":"publisher","unstructured":"[16] S. Ohmi, Y. Horiuchi, and S. Kudoh, \u201cImprovement of Hf-based metal\/oxide\/nitride\/oxide\/Si nonvolatile memory characteristics by Si surface atomically flattening,\u201d Jpn. J. Appl. Phys., vol.59, SGGB10, 2020. DOI: 10.35848\/1347-4065\/ab70ad 10.35848\/1347-4065\/ab70ad","key":"16","DOI":"10.35848\/1347-4065\/ab70ad"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E107.C\/9\/E107.C_2023FUP0002\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:23:38Z","timestamp":1725679418000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E107.C\/9\/E107.C_2023FUP0002\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9,1]]},"references-count":16,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2023fup0002","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"type":"print","value":"0916-8524"},{"type":"electronic","value":"1745-1353"}],"subject":[],"published":{"date-parts":[[2024,9,1]]},"article-number":"2023FUP0002"}}