{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T00:28:16Z","timestamp":1771979296779,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2025,10,1]]},"DOI":"10.1587\/transele.2024ctp0001","type":"journal-article","created":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T18:06:38Z","timestamp":1743617198000},"page":"536-544","source":"Crossref","is-referenced-by-count":1,"title":["A 20-GHz Low-Noise RF Pulse Generator for Silicon Quantum Computer with 137.4-fs Jitter"],"prefix":"10.1587","volume":"E108.C","author":[{"given":"Takayasu","family":"NORIMATSU","sequence":"first","affiliation":[{"name":"Hitachi Ltd"}]},{"given":"Yusuke","family":"WACHI","sequence":"additional","affiliation":[{"name":"Hitachi Ltd"}]},{"given":"Takuji","family":"MIKI","sequence":"additional","affiliation":[{"name":"University of Kobe"}]},{"given":"Yusuke","family":"KANNO","sequence":"additional","affiliation":[{"name":"Hitachi Ltd"}]},{"given":"Ryozo","family":"TAKAHASHI","sequence":"additional","affiliation":[{"name":"University of Kobe"}]},{"given":"Takashi","family":"OGAWA","sequence":"additional","affiliation":[{"name":"Hitachi Ltd"}]},{"given":"Takeru","family":"UTSUGI","sequence":"additional","affiliation":[{"name":"Hitachi Ltd"}]},{"given":"Tomonori","family":"SEKIGUCHI","sequence":"additional","affiliation":[{"name":"Hitachi Ltd"}]},{"given":"Makoto","family":"NAGATA","sequence":"additional","affiliation":[{"name":"University of Kobe"}]},{"given":"Hiroyuki","family":"MIZUNO","sequence":"additional","affiliation":[{"name":"Hitachi Ltd"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] L.K. Grover, \u201cA fast quantum mechanical algorithm for database search,\u201d Proc. twenty-eighth annual ACM symposium on Theory of Computing, pp.212-219, July 1996. 10.1145\/237814.237866","DOI":"10.1145\/237814.237866"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] R.P. Feynman, \u201cSimulating physics with computers,\u201d International Journal of Theoretical Physics, vol.21, no.6-7, pp.467-488, May 1982. 10.1007\/bf02650179","DOI":"10.1007\/BF02650179"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] E. Charbon, F. Sebastiano, M. Babaie, A. Vladimirescu, M. Shahmohammadi, R.B. Staszewski, H.A.R. Homulle, B. Patra, J.P.G. van Dijk, R.M. Incandela, L. Song, and B. Valizadehpasha, \u201cCryo-CMOS Circuits and Systems for Scalable Quantum Computing,\u201d Proc. 2017 IEEE International Solid-State Circuits Conf., San Francisco, CA, USA, pp.264-265, Feb. 2017. DOI: 10.1109\/ISSCC.2017.7870362 10.1109\/isscc.2017.7870362","DOI":"10.1109\/ISSCC.2017.7870362"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J.C. Bardin, E. Jeffrey, E. Lucero, T. Huang, O. Naaman, R. Barends, T. White, M. Giustina, D. Sank, P. Roushan, K. Arya, B. Chiaro, J. Kelly, J. Chen, B. Burkett, Y. Chen, A. Dunsworth, A. Fowler, B. Foxen, C. Gidney, R. Graff, P. Klimov, J. Mutus, M. McEwen, A. Megrant, M. Neeley, C. Neill, C. Quintana, A. Vainsencher, H. Neven, and J. Martinis, \u201cA 28nm Bulk-CMOS 4-to-8GHz &lt;2mW Cryogenic Pulse Modulator for Scalable Quantum Computing,\u201d Proc. 2019 IEEE International Solid-State Circuits Conf., San Francisco, CA, USA, pp.456-457, Feb. 2019. DOI: 10.1109\/ISSCC.2019.8662480 10.1109\/isscc.2019.8662480","DOI":"10.1109\/ISSCC.2019.8662480"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. Mehrpoo, B. Patra, J. Gong, J.P.G. van Dijk, H. Homulle, G. Kiene, A. Vladimirescu, F. Sebastiano, E. Charbon, and M. Babaie, \u201cBenefits and Challenges of Designing Cryogenic CMOS RF Circuits for Quantum Computer,\u201d Proc. 2019 IEEE International Symposium on Circuits and Systems, Sapporo, Japan, May 2019. DOI: 10.1109\/ISCAS.2019.8702452 10.1109\/iscas.2019.8702452","DOI":"10.1109\/ISCAS.2019.8702452"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] B. Patra, J.P.G. van Dijk, S. Subramanian, A. Corna, X. Xue, C. Jeon, F. Sheikh, E. Juarez-Hernandez, B.P. Esparza, H. Rampurawala, B. Carlton, N. Samkharadze, S. Ravikumar, C. Nieva, S. Kim, H.-J. Lee, A. Sammak, G. Scappucci, M. Veldhorst, L.M.K. Vandersypen, M. Babaie, F. Sebastiano, E. Charbon, and S. Pellerano, \u201cA Scalable Cryo-CMOS 2-to-20GHz Digitally Intensive Controller for 4\u00d732 Frequency Multiplexed Spin Qubits\/Transmons in 22nm FinFET Technology for Quantum Computers,\u201d Proc. 2020 IEEE International Solid-State Circuits Conf., San Francisco, CA, USA, pp.304-305, Feb. 2020. DOI: 10.1109\/ISSCC19947.2020.9063109 10.1109\/isscc19947.2020.9063109","DOI":"10.1109\/ISSCC19947.2020.9063109"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J.-S. Park, S. Subramanian, L. Lampert, T. Mladenov, I. Klotchkov, D.J. Kurian, E. Juarez-Hernandez, B. Perez-Esparza, S.R. Kale, K.T. Asma Beevi, S. Premaratne, T. Watson, S. Suzuki, M. Rahman, J.B. Timbadiya, S. Soni, and S. Pellerano, \u201cA Fully Integrated Cryo-CMOS SoC for Qubit Control in Quantum Computers Capable of State Manipulation, Readout and High-Speed Gate Pulsing of Spin Qubits in Intel 22nm FFL FinFET Technology,\u201d Proc. 2021 IEEE International Solid-State Circuits Conf., San Francisco, CA, USA, pp.208-209, Feb. 2021. DOI: 10.1109\/ISSCC42613.2021.9365762 10.1109\/isscc42613.2021.9365762","DOI":"10.1109\/ISSCC42613.2021.9365762"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] B. Prabowo, G. Zheng, M. Mehrpoo, B. Patra, P. Harvey-Collard, J. Dijkema, A. Sammak, G. Scappucci, E. Charbon, F. Sebastiano, L.M.K. Vandersypen, and M. Babaie, \u201c13.3 A 6-to-8GHz 0.17mW\/Qubit Cryo-CMOS Receiver for Multiple Spin Qubit Readout in 40nm CMOS Technology,\u201d Proc. 2021 IEEE International Solid-State Circuits Conf., San Francisco, CA, USA, pp.212-214, Feb. 2021. DOI: 10.1109\/ISSCC42613.2021.9365848 10.1109\/isscc42613.2021.9365848","DOI":"10.1109\/ISSCC42613.2021.9365848"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. Kang, D. Minn, S. Bae, J. Lee, S. Bae, G. Jung, S. Kang, M. Lee, H.-J. Song, and J.-Y. Sim, \u201cA Cryo-CMOS Controller IC with Fully Integrated Frequency Generators for Superconducting Qubits,\u201d Proc. 2022 IEEE International Solid-State Circuits Conf., San Francisco, CA, USA, pp.362-364, Feb. 2022. DOI: 10.1109\/ISSCC42614.2022.9731574 10.1109\/isscc42614.2022.9731574","DOI":"10.1109\/ISSCC42614.2022.9731574"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] D.J. Frank, S. Chakraborty, K. Tien, P. Rosno, T. Fox, M. Yeck, J.A. Glick, R. Robertazzi, R. Richetta, J.F. Bulzacchelli, D. Ramirez, D. Yilma, A. Davies, R.V. Joshi, S.D. Chambers, S. Lekuch, K. Inoue, D. Underwood, D. Wisnieff, C. Baks, D. Bethune, J. Timmerwilke, B.R. Johnson, B.P. Gaucher, and D.J. Friedman, \u201cA Cryo-CMOS Low-Power Semi-Autonomous Qubit State Controller in 14nm FinFET Technology,\u201d Proc. 2022 IEEE International Solid-State Circuits Conf., San Francisco, CA, USA, pp.360-362, Feb. 2022. 10.1109\/isscc42614.2022.9731538","DOI":"10.1109\/ISSCC42614.2022.9731538"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Yoo, Z. Chen, F. Arute, S. Montazeri, M. Szalay, C. Erickson, E. Jeffrey, R. Fatemi, M. Giustina, M. Ansmann, E. Lucero, J. Kelly, and J.C. Bardin, \u201cA 28-nm Bulk-CMOS IC for Full Control of a Superconducting Quantum Processor Unit-Cell,\u201d Proc. 2023 IEEE International Solid-State Circuits Conf., San Francisco, CA, USA, pp.506-507. DOI: 10.1109\/ISSCC42615.2023.10067292 10.1109\/isscc42615.2023.10067292","DOI":"10.1109\/ISSCC42615.2023.10067292"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. Guo, Y. Li, W. Huang, S. Tan, Q. Liu, T. Li, N. Deng, Z. Wang, Y. Zheng, and H. Jiang, \u201cA Polar-Modulation-Based Cryogenic Qubit State Controller in 28nm Bulk CMOS,\u201d Proc. 2023 IEEE International Solid-State Circuits Conf., San Francisco, CA, USA, pp.508-509, Feb. 2023. DOI: 10.1109\/ISSCC42615.2023.10067495 10.1109\/isscc42615.2023.10067495","DOI":"10.1109\/ISSCC42615.2023.10067495"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] K. Kang, D. Minn, J. Lee, H.-J. Song, M. Lee, and J.-Y. Sim, \u201cA Cryogenic Controller IC for Superconducting Qubits with DRAG Pulse Generation by Direct Synthesis without Using Memory,\u201d Proc. 2023 IEEE International Solid-State Circuits Conf., San Francisco, CA, USA, pp.510-511, Feb. 2023. DOI: 10.1109\/ISSCC42615.2023.10067671 10.1109\/isscc42615.2023.10067671","DOI":"10.1109\/ISSCC42615.2023.10067671"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] B. Prabowo, O. Pietx-Casas, M.A. Montazerolghaem, G. Scappucci, L.M.K. Vandersypen, F. Sebastiano, and M. Babaie, \u201cA Cryo-CMOS Receiver with 15K Noise Temperature Achieving 9.8dB SNR in 10<i>\u03bc<\/i>s Integration Time for Spin Qubit Readout,\u201d Proc. 2024 IEEE International Solid-State Circuits Conf., San Francisco, CA, USA, pp.474-475, Feb. 2024. DOI: 10.1109\/ISSCC49657.2024.10454300 10.1109\/isscc49657.2024.10454300","DOI":"10.1109\/ISSCC49657.2024.10454300"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] N. Fakkel, M. Mortazavi, R.W.J. Overwater, F. Sebastiano, and M. Babaie, \u201cA Cryo-CMOS DAC-Based 40-Gb\/s PAM4 Wireline Transmitter for Quantum Computing,\u201d IEEE J. Solid-State Circuits, vol.59, no.5, May 2024. DOI: 10.1109\/JSSC.2024.3364968 10.1109\/JSSC.2024.3364968","DOI":"10.1109\/JSSC.2024.3364968"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] R. Li, L. Petit, D.P. Franke, J.P. Dehollain, J. Helsen, M. Steudtner, N.K. Thomas, Z.R. Yoscovits, K.J. Singh, S. Wehner, L.M.K. Vandersypen, J.S. Clarke, and M. Veldhorst, \u201cA crossbar network for silicon quantum dot qubits,\u201d Science Advances, vol.4, no.7, July 2018. DOI: 10.1126\/sciadv.aar3960 10.1126\/sciadv.aar3960","DOI":"10.1126\/sciadv.aar3960"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] J.C. Bardin, D. Sank, O. Naaman, and E. Jeffrey, \u201cQuantum Computing: An Introduction for Microwave Engineers,\u201d IEEE Microw. Mag., vol.21, pp.24-44, July 2020. DOI: 10.1109\/MMM.2020.2993475 10.1109\/mmm.2020.2993475","DOI":"10.1109\/MMM.2020.2993475"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] J. Anders, M. Babaie, J.C. Bardin, I. Bashir, G. Billiot, E. Blokhina, S. Bonen, E. Charbon, J. Chiaverini, I.L. Chuang, C. Degenhardt, D. Englund, L. Geck, L.L. Guevel, D. Ham, R. Han, M.I. Ibrahim, D. Daniel Kr\u00fcger, K.M. Lei, A. Morel, D. Nielinger, G. Pillonnet, J.M. Sage, F. Sebastiano, R.B. Stasewski, J. Stuart, A. Vladimirescu, P. Vliex, and S.P. Voinigescu, \u201cCMOS Integrated Circuits for the Quantum Information Sciences,\u201d IEEE Transactions on Quantum Engineering, vol.4, July 2023. DOI: 10.1109\/TQE.2023.3290593 10.1109\/tqe.2023.3290593","DOI":"10.1109\/TQE.2023.3290593"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] E. Charbon, \u201cCryo-CMOS Electronics for Quantum Computing,\u201d IEEE Solid State Circuits Mag., vol.13, no.2, pp.54-68, June 2021. DOI: 10.1109\/MSSC.2021.3072808 10.1109\/mssc.2021.3072808","DOI":"10.1109\/MSSC.2021.3072808"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] J.P.G. van Dijk, E. Kawakami, R.N. Schouten, M. Veldhorst, L.M.K. Vandersypen, M. Babaie, E. Charbon, and F. Sebastiano, \u201cImpact of classical control electronics on qubit fidelity,\u201d Physical Review Applied, vol.12. no.4, Oct. 2019. DOI: 10.1103\/PhysRevApplied.12.044054 10.1103\/physrevapplied.12.044054","DOI":"10.1103\/PhysRevApplied.12.044054"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] T. Kuno, T. Utsugi, N. Lee, T. Mine, I. Yanagi, S. Muraoka, R. Mizokuchi, J. Yoneda, T. Kodera, T. Nakajima, A.J. Ramsay, N. Mertig, S. Saito, D. Hisamoto, R. Tsuchiya, and H. Mizuno, \u201cConcatenated Continuous Driving for Extending Lifetime of Spin Qubits Towards a Scalable Silicon Quantum Computer,\u201d 2024 IEEE Symposium on VLSI Technology and Circuits, Honolulu, HI, USA, June 2024. DOI: 10.1109\/VLSITechnologyandCir46783.2024.10631384 10.1109\/vlsitechnologyandcir46783.2024.10631384","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631384"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] A.G. Fowler, M. Mariantoni, J.M. Martinis, and A.N. Cleland, \u201cSurface codes: Towards practical large-scale quantum computation,\u201d Physical Review A, vol.86, no.3, Sept. 2012. DOI: 10.1103\/PhysRevA.86.032324 10.1103\/physreva.86.032324","DOI":"10.1103\/PhysRevA.86.032324"},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] N. Lee, R. Tsuchiya, G. Shinkai, Y. Kanno, T. Mine, T. Takahama, R. Mizokuchi, T. Kodera, D. Hisamoto, and H. Mizuno, \u201cEnhancing electrostatic coupling in silicon quantum dot array by dual gate oxide thickness for large-scale integration,\u201d Applied Physics Lett., vol.116, no.16, April 2020. DOI: 10.1063\/1.5141522 10.1063\/1.5141522","DOI":"10.1063\/1.5141522"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] T. Miki, R. Takahashi, and M. Nagata, \u201cAn 11-bit 0.008mm<sup>2<\/sup> charge-redistribution digital-to-analog converter operating at cryogenic temperature for large-scale qubit arrays,\u201d IEICE Electron. Express, vol.19, no.8, March 2022. DOI: 10.1587\/elex.19.20220099 10.1587\/elex.19.20220099","DOI":"10.1587\/elex.19.20220099"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] E. Blokhina, P. Giounanlis, A. Mitchell, D.R. Leipold, and R.B. Staszewski, \u201cCMOS Position-Based Charge Qubits: Theoretical Analysis of Control and Entanglement,\u201d IEEE Acess, vol.8, pp.4182-4197, Dec. 2019. DOI: 10.1109\/ACCESS.2019.2960684 10.1109\/access.2019.2960684","DOI":"10.1109\/ACCESS.2019.2960684"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] P.-A. Mortemousque, E. Chanrion, B. Jadot, H. Flentje, A. Ludwig, A.D. Wieck, M. Urdampilleta, C. B\u00e4uerle and T. Meunier, \u201cCoherent control of individual electron spins in a two-dimensional quantum dot array,\u201d Nature Nanotechnology, 16, pp.296-301, Dec. 2020. DOI: 10.1038\/s41565-020-00816-w 10.1038\/s41565-020-00816-w","DOI":"10.1038\/s41565-020-00816-w"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] B. Jadot, M. Zurita, G. Billiot, Y. Thonnart, L.L. Guevel, M. Darnas, C. Thomas, J. Charbonnier, T. Meunier, M. Vinet, F. Badets, and G. Pillonnet, \u201cA Cryogenic Active Router for Qubit Array Biasing from DC to 320 MHz at 100 nm Gate Pitch,\u201d IEEE 49th European Solid State Circuits Conf., Lisbon, Portugal, pp.157-160, Sept. 2023. 10.1109\/esscirc59616.2023.10268775","DOI":"10.1109\/ESSCIRC59616.2023.10268775"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] S. Subramanian, T.M. Mladenov, S. Schaal, B. Patra, L. Lampert, N.K. Robinson, J. Roberts, and S. Pellerano, \u201cA Scalable mK Cryo-CMOS Demultiplexer Chip for Voltage Biasing and High-Speed Control of Silicon Qubit Gates,\u201d 2024 IEEE Symposium on VLSI Technology and Circuits, Honolulu, HI, USA, June 2024. DOI: 10.1109\/VLSITechnologyandCir46783.2024.10631530 10.1109\/vlsitechnologyandcir46783.2024.10631530","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631530"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Y. Wachi, T. Norimatsu, Y. Kanno, T. Ogawa, S. Akiyama, R. Tsuchiya, and H. Muzuno, \u201c-123.1 to -121.4-dBc\/Hz, Little-Phase-Noise-Variation VCO over 8.9 to 11.2 GHz under Cryogenic Temperature Using Optimal Common-Mode Control,\u201d Proc. 50th IEEE European Solid-State Electronics Research Conf., Bruges, Belgium, pp.317-320, Sept. 2024. 10.1109\/esserc62670.2024.10719506","DOI":"10.1109\/ESSERC62670.2024.10719506"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] K.G. Lamb, S.J. Sanchez, and W.T. Holman, \u201cA Low Noise Operational Amplifier Design Using Subthreshold Operation,\u201d Proc. of 40th Midwest Symposium on Circuits and Systems, Sacramento, CA, USA, pp.35-38, Aug. 1997. DOI: 10.1109\/MWSCAS.1997.666027 10.1109\/mwscas.1997.666027","DOI":"10.1109\/MWSCAS.1997.666027"},{"key":"31","doi-asserted-by":"publisher","unstructured":"[31] H. Homulle, F. Sebastiano, and E. Charbon, \u201cDeep-Cryogenic Voltage References in 40-nm CMOS,\u201d IEEE Solid-State Circuits Letters, vol.1, no.5, pp.110-113, May 2018. DOI: 10.1109\/LSSC.2018.2875821 10.1109\/lssc.2018.2875821","DOI":"10.1109\/LSSC.2018.2875821"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E108.C\/10\/E108.C_2024CTP0001\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,4]],"date-time":"2025-10-04T03:25:37Z","timestamp":1759548337000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E108.C\/10\/E108.C_2024CTP0001\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,1]]},"references-count":31,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2024ctp0001","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,1]]},"article-number":"2024CTP0001"}}