{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,5]],"date-time":"2026-02-05T12:37:24Z","timestamp":1770295044830,"version":"3.49.0"},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2025,10,1]]},"DOI":"10.1587\/transele.2024ctp0004","type":"journal-article","created":{"date-parts":[[2025,4,7]],"date-time":"2025-04-07T18:07:57Z","timestamp":1744049277000},"page":"555-561","source":"Crossref","is-referenced-by-count":2,"title":["920-MHz Fully-Integrated LNA Operated in Moderate-Inversion Region"],"prefix":"10.1587","volume":"E108.C","author":[{"given":"Nobuyuki","family":"ITOH","sequence":"first","affiliation":[{"name":"Okayama Prefectural University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kazuya","family":"MIYAZAKI","sequence":"additional","affiliation":[{"name":"Okayama Prefectural University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mitsuki","family":"MIYAKE","sequence":"additional","affiliation":[{"name":"Okayama Prefectural University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kiyotaka","family":"KOMOKU","sequence":"additional","affiliation":[{"name":"Okayama Prefectural University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"FURUTA","sequence":"additional","affiliation":[{"name":"Okayama Prefectural University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","unstructured":"[1] Y.-H. Yu, Y.-J.E. Chen, and D. Heo, \u201cA 0.6-V low power UWB CMOS LNA,\u201d IEEE Microw. Wireless Compon. Lett., vol.17, no.3, pp.229-231, 2007. DOI: 10.1109\/lmwc.2006.890502 10.1109\/lmwc.2006.890502","DOI":"10.1109\/LMWC.2006.890502"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J.-F. Chang and Y.-S. Lin, \u201cA 2.76mW, 3-10 GHz ultra-wideband LNA using 0.18 <i>\u03bc<\/i>m CMOS technology,\u201d Proc. 2011 International Symposium on VLSI Design, Automation and Test, pp.1-4, 2011. DOI: 10.1109\/vdat.2011.5783607 10.1109\/vdat.2011.5783607","DOI":"10.1109\/VDAT.2011.5783607"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Thakur, S. Agarwal, and S. Chatterjee, \u201cA 900-MHz 1.25-dB noise-figure differential output LNA with 12.5 dB\/mW FoM,\u201d 2019 17th IEEE International New Circuits and Systems Conference (NEWCAS), pp.1-4, 2019. DOI: 10.1109\/newcas44328.2019.8961222 10.1109\/newcas44328.2019.8961222","DOI":"10.1109\/NEWCAS44328.2019.8961222"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J.-Y. Hsieh and H.-C. Kuo, \u201cA 0.45-V low-power image-rejection low-noise amplifier in 0.18-<i>\u03bc<\/i>m CMOS technology,\u201d 2020 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1-4, 2020. DOI: 10.1109\/iscas45731.2020.9180540 10.1109\/iscas45731.2020.9180540","DOI":"10.1109\/ISCAS45731.2020.9180540"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] A.R.A. Kumar, B.D. Sahoo, and A. Dutta, \u201cA wideband 2-5 GHz noise canceling subthreshold low noise amplifier,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.65, no.7, pp.834-838, 2018. DOI: 10.1109\/tcsii.2017.2719678 10.1109\/tcsii.2017.2719678","DOI":"10.1109\/TCSII.2017.2719678"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A.R.A. Kumar, A. Dutta, and S.G. Singh, \u201cTransformer coupled novel noise cancellation technique for subthreshold UWB LNA,\u201d 2012 5th International Conference on Computers and Devices for Communication (CODEC), pp.1-4, 2012. DOI: 10.1109\/codec.2012.6509213 10.1109\/codec.2012.6509213","DOI":"10.1109\/CODEC.2012.6509213"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] W.-W. Chen, S.-D. Yang, and K.-W. Cheng, \u201cA 1.2V 490 <i>\u03bc<\/i>W sub-GHz UWB CMOS LNA with current reuse negative feedback,\u201d 2018 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1-4, 2018. DOI: 10.1109\/iscas.2018.8350952 10.1109\/iscas.2018.8350952","DOI":"10.1109\/ISCAS.2018.8350952"},{"key":"8","unstructured":"[8] Y. Tsividis, Operation and Modeling of the MOS Transistor, McGraw-Hill International Edition, p.174, 1999."},{"key":"9","unstructured":"[9] R. Fiorelli and F. Silveira, \u201cCommon gate LNA design space exploration in all inversion regions,\u201d 2008 Argentine School of Micro-Nanoelectronics, Technology and Applications, p.119, 2008."},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] W. Cheng, M.S. Oude Alink, A.J. Annema, J.A. Croon, and B. Nauta, \u201cRF circuit linearity optimization using a general weak nonlinearity model,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.59, no.10, pp.2340-2353, 2012. DOI: 10.1109\/tcsi.2012.2185313 10.1109\/tcsi.2012.2185313","DOI":"10.1109\/TCSI.2012.2185313"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] A. Antonopoulos, M. Bucher, K. Papathanasiou, N. Makris, R.K. Sharma, P. Sakalas, and M. Schroter, \u201cCMOS RF noise, scaling, and compact modeling for RFIC design,\u201d 2013 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), pp.53-56, 2013. DOI: 10.1109\/rfic.2013.6569520 10.1109\/rfic.2013.6569520","DOI":"10.1109\/RFIC.2013.6569520"},{"key":"12","unstructured":"[12] K. Miyazaki, T. Morishita, K. Komoku, and N. Itoh, \u201cStudy on High Frequency Amplifier Operated on Weak Inversion MOSFET,\u201d The 2020 IEICE Electronics Society Conference, C-12-16."},{"key":"13","unstructured":"[13] K. Miyazaki, T. Morishita, K. Komoku, and N. Itoh, \u201cStudy on Current-Reuse 920-MHz LNA Operated on Weak Inversion MOSFET,\u201d TJMW Student Workshop, 2-6, Dec. 2020."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] K. Miyazaki, T. Morishita, K. Komoku, and N. Itoh, \u201cA Current-Reuse Low-Power LNA Operated in Moderate Inversion Region,\u201d 2021 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT), pp.1-3, 2021. DOI: 10.1109\/RFIT52905.2021.9565250 10.1109\/rfit52905.2021.9565250","DOI":"10.1109\/RFIT52905.2021.9565250"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] K. Miyazaki, T. Morishita, K. Komoku, and N. Itoh, \u201c920 MHz Low-Power LNAs Operated in Moderate Inversion Region,\u201d International Conference on Analog VLSI Circuits (AVIC2021), Bordeaux, Oct. 2021.","DOI":"10.1109\/RFIT52905.2021.9565250"},{"key":"16","unstructured":"[16] K. Miyazaki, T. Morishita, K. Komoku, and N. Itoh, \u201cMOSFET Gate Width Optimization for NF of 920-MHz Cascode LNA,\u201d TJMW Student Workshop, 3B-3, Dec. 2021."},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] K. Miyazaki, K. Komoku, and N. Itoh, \u201c920 MHz Current-Reuse Low-Power LNA Operated in Moderate Inversion Region,\u201d IEICE Electron. Express, vol.19, no.7, pp.20220088-20220088, April 2022. 10.1587\/elex.19.20220088","DOI":"10.1587\/elex.19.20220088"},{"key":"18","unstructured":"[18] K. Miyazaki, K. Komoku, and N. Itoh, \u201cGate Width Optimization of MOSFET Focused on NF of 920-MHz Cascode LNA,\u201d IEICE Technical Report, MW2021-124(2022-03), pp.73-78, March 2022."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] M. Miyake, K. Miyazaki, K. Komoku, and N. Itoh, \u201c920-MHz Fully Integrated Low-Power LNA Under Moderate-Inversion Operation,\u201d Proceedings of 2022 Asia-Pacific Microwave Conference, WE1-F1-1, pp.1-3, Nov. 2022. 10.23919\/apmc55665.2022.9999825","DOI":"10.23919\/APMC55665.2022.9999825"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] B. Kim, J.-S. Ko, and K. Lee, \u201cA new linearization technique for MOSFET RF amplifier using multiple gated transistors,\u201d IEEE Microw. Guided Wave Lett., vol.10, no.9, pp.371-373, Sept. 2000. DOI: 10.1109\/75.867854 10.1109\/75.867854","DOI":"10.1109\/75.867854"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] T.W. Kim, B. Kim, I. Nam, B. Ko, and K. Lee, \u201cA low-power highly linear cascoded multiple-gated transistor CMOS RF amplifier with 10 dB IP3 improvement (Revised),\u201d IEEE Microw. Compon. Lett., vol.13, no.9, pp.420-422, Sept. 2003. DOI: 10.1109\/LMWC.2003.818748 10.1109\/lmwc.2003.818748","DOI":"10.1109\/LMWC.2003.818748"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] T.-S. Kim and B.-S. Kim, \u201cPost-linearization of cascode CMOS low noise amplifier using folded PMOS IMD sinker,\u201d IEEE Microw. Compon. Lett., vol.16, no.4, pp.182-184, April 2006. DOI: 10.1109\/LMWC.2006.872131 10.1109\/lmwc.2006.872131","DOI":"10.1109\/LMWC.2006.872131"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] C.-W. Park and J. Jeong, \u201cConsideration of Linearity in Cascode Low Noise Amplifiers using Double Derivative Superposition Method with a Tuned Inductor,\u201d 2007 Korea-Japan Microwave Conference, Naha, Japan, pp.21-24, 2007. DOI: 10.1109\/KJMW.2007.4402230 10.1109\/kjmw.2007.4402230","DOI":"10.1109\/KJMW.2007.4402230"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] A. Rungta and K. Kandpal, \u201cIIP3 Improvement in Subthreshold LNAs Using Modified Derivative Superposition Technique for IoT Applications,\u201d 2019 32nd International Conference on VLSI Design and 2019 18th International Conference on Embedded Systems (VLSID), Delhi, India, pp.130-134, 2019. DOI: 10.1109\/VLSID.2019.00041 10.1109\/vlsid.2019.00041","DOI":"10.1109\/VLSID.2019.00041"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] Z. Zhang, M. Khan, A. Dinh, and L. Chen, \u201cA high linear broadband cascode LNA employing common-gate linearity enhancing technology,\u201d IEICE Electron. Express, vol.10, no.23, 2013. DOI: https:\/\/doi.org\/10.1587\/elex.10.20130603 10.1587\/elex.10.20130603","DOI":"10.1587\/elex.10.20130603"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] R. Dai, Y. Zheng, J. He, W. Kong, and S. Zou, \u201cA 2.5-GHz 8.9-dBm IIP3 current-reused LNA in 0.18-<i>\u03bc<\/i>m CMOS technology,\u201d 2014 IEEE International Symposium on Radio-Frequency Integration Technology, Hefei, China, pp.1-3, 2014. DOI: 10.1109\/RFIT.2014.6933239 10.1109\/rfit.2014.6933239","DOI":"10.1109\/RFIT.2014.6933239"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] V. Aparin, G. Brown, and L.E. Larson, \u201cLinearization of CMOS LNA\u2019s via optimum gate biasing,\u201d 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), Vancouver, BC, Canada, pp.IV-748, 2004. DOI: 10.1109\/ISCAS.2004.1329112 10.1109\/iscas.2004.1329112","DOI":"10.1109\/ISCAS.2004.1329112"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Y. Ding and R. Harjani, \u201cA +18 dBm IIP3 LNA in 0.35 <i>\u03bc<\/i>m CMOS,\u201d 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177), San Francisco, CA, USA, pp.162-163, 2001. DOI: 10.1109\/ISSCC.2001.912587 10.1109\/isscc.2001.912587","DOI":"10.1109\/ISSCC.2001.912587"},{"key":"29","unstructured":"[29] M. Miyake, K. Komoku, and N. Itoh, \u201cA Study on Improving Linearity of Fully-Integrated Low Noise Amplifier Operating in Moderate Inversion Region,\u201d IEICE Chugoku Section Joint Convention, R23-12-01, Oct. 2023."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M. Miyake, K. Komoku, and N. Itoh, \u201cA Study of Linearity Improvement for 920-MHz Fully-Integrated LNAs Operating in the Moderate Inversion Region,\u201d Proceeding of Thailand-Japan Microwave &amp; Asian Wireless Power Transfer Workshop 2023 (TJMW&amp;AWPT 2023), 303, Bangkok, Thailand, Dec. 2023.","DOI":"10.23919\/APMC55665.2022.9999825"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] A. Shameli and P. Heydari, \u201cA Novel Ultra-Low Power (ULP) Low Noise Amplifier using Differential Inductor Feedback,\u201d 2006 Proceedings of the 32nd European Solid-State Circuits Conference, pp.352-355, 2006. DOI: 10.1109\/ESSCIR.2006.307603 10.1109\/esscir.2006.307603","DOI":"10.1109\/ESSCIR.2006.307603"},{"key":"32","doi-asserted-by":"publisher","unstructured":"[32] B.G. Perumana, S. Chakraborty, C.-H. Lee, and J. Laskar, \u201cA fully monolithic 260-<i>\u03bc<\/i>W, 1 GHz subthres subthreshold low noise amplifier,\u201d IEEE Microw. Compon. Lett., vol.15, no.6, pp.428-430, June 2005. DOI: 10.1109\/LMWC.2005.850563 10.1109\/lmwc.2005.850563","DOI":"10.1109\/LMWC.2005.850563"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E108.C\/10\/E108.C_2024CTP0004\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,4]],"date-time":"2025-10-04T03:26:50Z","timestamp":1759548410000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E108.C\/10\/E108.C_2024CTP0004\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,1]]},"references-count":32,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2024ctp0004","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,1]]},"article-number":"2024CTP0004"}}