{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,15]],"date-time":"2026-08-15T17:44:29Z","timestamp":1786815869091,"version":"3.56.0"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2025,1,1]]},"DOI":"10.1587\/transele.2024ecp5032","type":"journal-article","created":{"date-parts":[[2024,7,22]],"date-time":"2024-07-22T22:10:46Z","timestamp":1721686246000},"page":"34-45","source":"Crossref","is-referenced-by-count":3,"title":["Pattern Matching for Feasible and Efficient Physical Design Verification of Cell Libraries"],"prefix":"10.1587","volume":"E108.C","author":[{"given":"Chan-Liang","family":"WU","sequence":"first","affiliation":[{"name":"Department of Engineering and System Science, National Tsing Hua University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chih-Wen","family":"LU","sequence":"additional","affiliation":[{"name":"Department of Engineering and System Science, National Tsing Hua University"},{"name":"Institute of Photonic System, National Yang Ming Chiao Tung University"},{"name":"Program on Integrated Circuit Design, National Cheng Kung University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] W. Roethig, \u201cLibrary characterization and modeling for 130 nm and 90 nm SoC design,\u201d Proc. IEEE International SOC Conference, pp.383-386, 2023. DOI: 10.1109\/SoC.2003.1241548. 10.1109\/soc.2003.1241548","DOI":"10.1109\/SOC.2003.1241548"},{"key":"2","unstructured":"[2] B. Mullane and C. MacNamee, \u201cDeveloping a reusable IP platform within a system-on-chip design framework targeted towards an academic R&D environment,\u201d Circuits and System Research Centre (CSRC), University of Limerick, Limerick, Ireland, https:\/\/www.design-reuse.com\/articles\/16039\/developing-a-reusable-ip-platform-within-a-system-on-chip-design-framework-targeted-towards-an-academic-r-d-environment.html, May 10, 2022."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] N.M. Madrid, E. Peralias, A. Acosta, and A. Rueda, \u201cAnalog\/mixed-signal IP modeling for design reuse,\u201d Proc. Design, Automation and Test in Europe Conference and Exhibition 2001, pp.766-767, 2001. DOI: 10.1109\/DATE.2001.915115. 10.1109\/date.2001.915115","DOI":"10.1109\/DATE.2001.915115"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. Zhang, W. Dong-hui, and Y. Li, \u201cLibrary building for sub-micron CMOS process,\u201d Proc. 5th International Conference on ASIC, vol.2, pp.1369-1372, 2003. 10.1109\/icasic.2003.1277472","DOI":"10.1109\/ICASIC.2003.1277472"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] F. Abid and N. Izeboudjen, \u201cLow power methodology for wishbone compatible IP cores based SoC design,\u201d Proc. 2017 Seminar on Detection Systems Architectures and Technologies (DAT), pp.1-4. 2017. DOI: 10.1109\/DAT.2017.7889185. 10.1109\/dat.2017.7889185","DOI":"10.1109\/DAT.2017.7889185"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A. Meixner, \u201cEnhancing yield learning on SoC designs by tracking IP manufacturability,\u201d Proc. 2017 28th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC), pp.117-122, 2017. DOI: 10.1109\/ASMC.2017.7969210. 10.1109\/asmc.2017.7969210","DOI":"10.1109\/ASMC.2017.7969210"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] T. Reich, H.D.B. Prautsch, U. Eichler, and R. Buhl, \u201cSilicon proof of the intelligent analog IP design flow for flexible automotive components,\u201d Proc. 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.403-404, 2015. DOI: 10.7873\/DATE.2015.0232. 10.7873\/date.2015.0232","DOI":"10.7873\/DATE.2015.0232"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J.-P. Heliot, F. Parmentier, and M.-P. Baron, \u201cLYS: A solution for system on chip (SoC) production cost and time to volume reduction,\u201d Proc. Fourth International Symposium on Quality Electronic Design, pp.85-89, 2003. DOI: 10.1109\/ISQED.2003.1194714. 10.1109\/isqed.2003.1194714","DOI":"10.1109\/ISQED.2003.1194714"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] M.M. Isgenc, M.G.A. Martins, V.M. Zackriya, S.N. Pagliarini, and L. Pileggi, \u201cLogic IP for Low-Cost IC design in advanced CMOS nodes,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.28, no.2, pp.585-595, 2020. DOI: 10.1109\/TVLSI.2019.2942825. 10.1109\/tvlsi.2019.2942825","DOI":"10.1109\/TVLSI.2019.2942825"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Bagbaba, \u201cA comparative study of MPI-IO libraries for offloading of collective I\/O tasks,\u201d Proc. 2021 International Conference on Engineering and Emerging Technologies (ICEET), pp.1-6, 2021. 10.1109\/iceet53442.2021.9659767","DOI":"10.1109\/ICEET53442.2021.9659767"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] A. Nieuwoudt, J. Kawa, and Y. Massoud, \u201cCrosstalk-induced delay, noise, and interconnect planarization implications of fill metal in nanoscale process technology,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.18, no.3, pp.378-391, 2010. DOI: 10.1109\/TVLSI.2008.2010830. 10.1109\/tvlsi.2008.2010830","DOI":"10.1109\/TVLSI.2008.2010830"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] H. Xiang, K.-Y. Chao, R. Puri, and M.D.F. Wong, \u201cIs your layout-density verification exact?\u2014A fast exact deep submicrometer density calculation algorithm,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.27, no.4, pp.621-632, 2008. 10.1109\/tcad.2008.917962","DOI":"10.1109\/TCAD.2008.917962"},{"key":"13","unstructured":"[13] K.O. Abrokwah, \u201cCharacterization and modeling of plasma etch pattern dependencies in integrated circuits,\u201d Ph.D. Dissertation, Massachusetts Institute of Technology, Cambridge, MA, 2006."},{"key":"14","doi-asserted-by":"publisher","unstructured":"[14] E.N. Shauly and S. Rosenthal, \u201cCoverage layout design rules and insertion utilities for CMP-related processes,\u201d J. Low Power Electron. Appl., vol.11, no.1, 2, Dec. 2020. DOI: 10.3390\/jlpea11010002. 10.3390\/jlpea11010002","DOI":"10.3390\/jlpea11010002"},{"key":"15","unstructured":"[15] R. Ho, \u201cDesign for manufacturability and new layout rules,\u201d Computer Systems Laboratory, Stanford University, https:\/\/web.stanford.edu\/class\/archive\/ee\/ee371\/ee371.1066\/lectures\/lect_16.2up.pdf, 2007."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y. Jiang, K.S. Yew, K. Lin, W. Cheng, C. Hsieh, J. Ong, W. Yi, R. Chockalingam, S.Y. Siah, and J. Boon Tan, \u201cAnalysis of extreme pattern density and interconnects routing impacts on via open,\u201d Proc. 2020 IEEE International Interconnect Technology Conference (IITC), pp.61-63, 2020. 10.1109\/VDAT.2008.4542470","DOI":"10.1109\/IITC47697.2020.9515630"},{"key":"17","unstructured":"[17] Mentor Graphics (Siemens EDA) Corporation, \u201cStandard verification rule format (SVRF) manual,\u201d software version 2019.2, document revision 6, 1996-2019, pp.199-204."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] K.-J. Chang, J.-J. Chou, H.-C. Li, and K.-C. Chang, \u201cImpact quantification of the dummy metal fills on nanometer VLSI designs for DFM,\u201d Proc. 2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT), pp.291-294, 2008. 10.1109\/VDAT.2008.4542470","DOI":"10.1109\/VDAT.2008.4542470"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] D. Chen, Y. Wu, H. Liu, W.-Y. Yin, and K. Kang, \u201cA scalable model of on-chip inductor including tunable dummy metal density factor,\u201d IEEE Trans. Compon. Packag. Manuf. Technol., vol.9, no.2, pp.296-305, 2019. DOI: 10.1109\/TCPMT.2018.2869318. 10.1109\/tcpmt.2018.2869318","DOI":"10.1109\/TCPMT.2018.2869318"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] L. Nan, K. Mouthaan, Y.-Z. Xiong, J. Shi, S.C. Rustagi, and B.-L. Ooi, \u201cExperimental characterization of the effect of metal dummy fills on spiral inductors,\u201d Proc. 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp.307-310, 2007 10.1109\/RFIC.2007.380889","DOI":"10.1109\/RFIC.2007.380889"},{"key":"21","unstructured":"[21] T. Hirano, K. Okada, J. Hirokawa, and M. Ando, \u201cApproximate evaluation of effective permittivity for metal dummies in a CMOS chip using electrostatic capacitor model,\u201d Proc. 2013 7th European Conference on Antennas and Propagation (EuCAP), pp.1218-1220, 2013."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J.Y.Y. Kiat, K. Nyunt, and W.H. Yong, \u201cParasitic capacitance and density optimization modeling fill synthesis for VLSI interconnect,\u201d Proc. 2012 4th Asia Symposium on Quality Electronic Design (ASQED), pp.16-22, 2012. DOI: 10.1109\/ACQED.2012.6320469. 10.1109\/acqed.2012.6320469","DOI":"10.1109\/ACQED.2012.6320469"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] A.P. Karmarkar, X. Xu, V. Moroz, G. Rollins, and X. Lin, \u201cAnalysis of performance and reliability trade-off in dummy pattern design for 32-nm technology,\u201d Proc. 2009 10th International Symposium on Quality Electronic Design, pp.185-189, 2009. DOI: 10.1109\/ISQED.2009.4810291. 10.1109\/isqed.2009.4810291","DOI":"10.1109\/ISQED.2009.4810291"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] M. Nelson, B. Williams, C. Belisle, S. Aytes, D. Beasterfield, J. Liu, S. Donaldson, and J. Prasad, \u201cOptimizing pattern fill for planarity and parasitic capacitance,\u201d Proc. International Semiconductor Device Research Symposium, pp.428-429, 2003. DOI: 10.1109\/ISDRS.2003.1272167. 10.1109\/isdrs.2003.1272167","DOI":"10.1109\/ISDRS.2003.1272167"},{"key":"25","unstructured":"[25] J. Davis, \u201cDensity requirements at 28 nm,\u201d EE Times, https:\/\/www.eetimes.com\/density-requirements-at-28-nm\/, Dec. 3, 2012."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] R.M. Anand, S. Ravula, M.A. Kalpashree, and S. Satavisa, \u201cAutomated physical verification of I\/O pads in full-custom environment,\u201d Proc. 2014 Fifth International Symposium on Electronic System Design, pp.203-205, 2014. 10.1109\/ISED.2014.49","DOI":"10.1109\/ISED.2014.49"},{"key":"27","unstructured":"[27] TSMC I\/O Library IP Listing, https:\/\/www.design-reuse.com\/tsmc\/i-o-library-c-204\/"},{"key":"28","unstructured":"[28] Synopsys DesignWare General-Purpose I\/O, https:\/\/www.synopsys.com\/dw\/ipdir.php?ds=gpio"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[12] H. Xiang, K.-Y. Chao, R. Puri, and M.D.F. Wong, \u201cIs your layout-density verification exact?\u2014A fast exact deep submicrometer density calculation algorithm,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.27, no.4, pp.621-632, 2008. 10.1109\/tcad.2008.917962","DOI":"10.1109\/TCAD.2008.917962"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] D. Rajurkar and S. Venkataraman, \u201cPre-placement evaluation of Standard cell library compliance to Process Density constraints,\u201d Proc. 2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), pp.236-240, 2021. DOI: 10.1109\/MWSCAS47672.2021.9531884. 10.1109\/mwscas47672.2021.9531884","DOI":"10.1109\/MWSCAS47672.2021.9531884"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] S. Sreevidya, R. Holla, and R. Raghu, \u201cLow power physical design and verification in 16nm FinFET technology,\u201d Proc. 2019 3rd International Conference on Electronics, Communication and Aerospace Technology (ICECA), pp.936-940, 2019. DOI: 10.1109\/ICECA.2019.8822211. 10.1109\/iceca.2019.8822211","DOI":"10.1109\/ICECA.2019.8822211"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E108.C\/1\/E108.C_2024ECP5032\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,4]],"date-time":"2025-01-04T03:16:26Z","timestamp":1735960586000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E108.C\/1\/E108.C_2024ECP5032\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,1]]},"references-count":31,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2024ecp5032","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,1,1]]},"article-number":"2024ECP5032"}}