{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T03:58:55Z","timestamp":1767412735534,"version":"3.48.0"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2026,1,1]]},"DOI":"10.1587\/transele.2024ecp5033","type":"journal-article","created":{"date-parts":[[2025,7,15]],"date-time":"2025-07-15T22:07:39Z","timestamp":1752617259000},"page":"1-11","source":"Crossref","is-referenced-by-count":0,"title":["A Configurable and Resource-Efficient Polynomial Multiplier for CRYSTALS-Kyber"],"prefix":"10.1587","volume":"E109.C","author":[{"given":"Qiuzhu","family":"LIAO","sequence":"first","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gaoming","family":"DU","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenmin","family":"LI","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaolei","family":"WANG","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yukun","family":"SONG","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Duoli","family":"ZHANG","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R.L. Rivest, A. Shamir, and L. Adleman, \u201cA method for obtaining digital signatures and public-key cryptosystems,\u201d Commun. ACM, vol.21, no.2, p.120-126, Feb. 1978. 10.1145\/359340.359342","DOI":"10.1145\/359340.359342"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] V.S. Miller, \u201cUse of elliptic curves in cryptography,\u201d Advances in Cryptology \u2014 CRYPTO \u201985 Proceedings, ed. H.C. Williams, Berlin, Heidelberg, pp.417-426, Springer Berlin Heidelberg, 1986. 10.1007\/3-540-39799-x_31","DOI":"10.1007\/3-540-39799-X_31"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M.J.W. Hall and M. Reginatto, Hybrid Quantum-Classical Ensembles, pp.161-190, Springer International Publishing, Cham, 2016. 10.1007\/978-3-319-34166-8_8","DOI":"10.1007\/978-3-319-34166-8_8"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] P. Shor, \u201cAlgorithms for quantum computation: discrete logarithms and factoring,\u201d Proceedings 35th Annual Symposium on Foundations of Computer Science, pp.124-134, 1994. 10.1109\/sfcs.1994.365700","DOI":"10.1109\/SFCS.1994.365700"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] L. Chen, S. Jordan, Y.-K. Liu, D. Moody, R. Peralta, R. Perlner, and D. Smith-Tone, \u201cReport on post-quantum cryptography,\u201d National Institute of Standards and Technology, 2016. 10.6028\/nist.ir.8105","DOI":"10.6028\/NIST.IR.8105"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] G. Alagic, D. Apon, D. Cooper, Q. Dang, T. Dang, J. Kelsey, J. Lichtinger, Y.-K. Liu, C. Miller, D. Moody, R. Peralta, R. Perlner, A. Robinson, D. Smith-Tone, and D. Apon, \u201cStatus report on the third round of the nist post-quantum cryptography standardization process,\u201d National Institute of Standards and Technology, 2022. 10.6028\/nist.ir.8413-upd1","DOI":"10.6028\/NIST.IR.8413-upd1"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] A. Langlois and D. Stehl\u00e9, \u201cWorst-case to average-case reductions for module lattices,\u201d vol.75, no.3, pp.565-599, 2015. 10.1007\/s10623-014-9938-4","DOI":"10.1007\/s10623-014-9938-4"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] Z. Ye, R.C.C. Cheung, and K. Huang, \u201cPipentt: A pipelined number theoretic transform architecture,\u201d IEEE Transactions on Circuits and Systems II: Express Briefs, vol.69, no.10, pp.4068-4072, 2022. 10.1109\/tcsii.2022.3184703","DOI":"10.1109\/TCSII.2022.3184703"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] F. Yaman, A.C. Mert, E. \u00d6zt\u00fcrk, and E. Sava\u015f, \u201cA hardware accelerator for polynomial multiplication operation of crystals-kyber pqc scheme,\u201d 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp.1020-1025, IEEE, 2021. 10.23919\/date51398.2021.9474139","DOI":"10.23919\/DATE51398.2021.9474139"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] W. Guo, S. Li, and L. Kong, \u201cAn efficient implementation of kyber,\u201d IEEE Transactions on Circuits and Systems II: Express Briefs, vol.69, no.3, pp.1562-1566, 2021. 10.1109\/tcsii.2021.3103184","DOI":"10.1109\/TCSII.2021.3103184"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] C. Zhang, D. Liu, X. Liu, X. Zou, G. Niu, B. Liu, and Q. Jiang, \u201cTowards efficient hardware implementation of ntt for kyber on fpgas,\u201d 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1-5, IEEE, 2021. 10.1109\/iscas51556.2021.9401170","DOI":"10.1109\/ISCAS51556.2021.9401170"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] Y. Huang, M. Huang, Z. Lei, and J. Wu, \u201cA pure hardware implementation of crystals-kyber pqc algorithm through resource reuse,\u201d IEICE Electronics Express, vol.17, no.17, p.20200234 2020. 10.1587\/elex.17.20200234","DOI":"10.1587\/elex.17.20200234"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] K. Yao, D.-E.-S. Kundi, C. Wang, M. O\u2019Neill, and W. Liu, \u201cTowards crystals-kyber: A m-lwe cryptoprocessor with area-time trade-off,\u201d 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1-5, 2021. 10.1109\/iscas51556.2021.9401253","DOI":"10.1109\/ISCAS51556.2021.9401253"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] M. Bisheh-Niasar, R. Azarderakhsh, and M. Mozaffari-Kermani, \u201cA monolithic hardware implementation of kyber: Comparing apples to apples in pqc candidates,\u201d Progress in Cryptology - LATINCRYPT 2021, ed. P. Longa and C. R\u00e0fols, Cham, pp.108-126, Springer International Publishing, 2021. 10.1007\/978-3-030-88238-9_6","DOI":"10.1007\/978-3-030-88238-9_6"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] M. Bisheh-Niasar, R. Azarderakhsh, and M. Mozaffari-Kermani, \u201cInstruction-set accelerated implementation of crystals-kyber,\u201d IEEE Transactions on Circuits and Systems I: Regular Papers, vol.68, no.11, pp.4648-4659, 2021. 10.1109\/tcsi.2021.3106639","DOI":"10.1109\/TCSI.2021.3106639"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. Li, D. Liu, X. Li, T. Huang, S. Yang, J. Lu, and A. Hu, \u201cA flexible instruction-based post-quantum cryptographic processor with modulus reconfigurable arithmetic unit for module lwr&e,\u201d 2022 IEEE Asian Solid-State Circuits Conference (A-SSCC), pp.1-3, IEEE, 2022. 10.1109\/a-sscc56115.2022.9980779","DOI":"10.1109\/A-SSCC56115.2022.9980779"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] Y. Xing and S. Li, \u201cA compact hardware implementation of cca-secure key exchange mechanism crystals-kyber on fpga,\u201d IACR Transactions on Cryptographic Hardware and Embedded Systems, pp.328-356, 2021. 10.46586\/tches.v2021.i2.328-356","DOI":"10.46586\/tches.v2021.i2.328-356"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] Z. Chen, Y. Ma, T. Chen, J. Lin, and J. Jing, \u201cHigh-performance area-efficient polynomial ring processor for crystals-kyber on fpgas,\u201d Integration, vol.78, pp.25-35, 2021. 10.1016\/j.vlsi.2020.12.005","DOI":"10.1016\/j.vlsi.2020.12.005"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] Z. Ni, A. Khalid, D.e.S. Kundi, M. O\u2019Neill, and W. Liu, \u201cHpka: A high-performance crystals-kyber accelerator exploring efficient pipelining,\u201d IEEE Transactions on Computers, vol.72, no.12, pp.3340-3353, 2023. 10.1109\/tc.2023.3296899","DOI":"10.1109\/TC.2023.3296899"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M. Bisheh-Niasar, R. Azarderakhsh, and M. Mozaffari-Kermani, \u201cHigh-speed ntt-based polynomial multiplication accelerator for crystals-kyber post-quantum cryptography,\u201d Cryptology ePrint Archive, 2021.","DOI":"10.1109\/ARITH51176.2021.00028"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] L. Ma, X. Wu, and G. Bai, \u201cParallel polynomial multiplication optimized scheme for crystals-kyber post-quantum cryptosystem based on fpga,\u201d 2021 International Conference on Communications, Information System and Computer Engineering (CISCE), pp.361-365, IEEE, 2021. 10.1109\/cisce52179.2021.9445987","DOI":"10.1109\/CISCE52179.2021.9445987"},{"key":"22","doi-asserted-by":"publisher","unstructured":"[22] M. Li, J. Tian, X. Hu, and Z. Wang, \u201cReconfigurable and high-efficiency polynomial multiplication accelerator for crystals-kyber,\u201d IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.42, no.8, pp.2540-2551, 2022. 10.1109\/tcad.2022.3230359","DOI":"10.1109\/TCAD.2022.3230359"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] D.W. Kim, D.I. Maulana, and W. Jung, \u201cKyber accelerator on fpga using energy-efficient lut-based barrett reduction,\u201d 19th International SoC Conference, ISOCC 2022, The Institute of Semiconductor Engineers, 2022. 10.1109\/isocc56007.2022.10031533","DOI":"10.1109\/ISOCC56007.2022.10031533"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] T. Fritzmann and J. Sep\u00falveda, \u201cEfficient and flexible low-power ntt for lattice-based cryptography,\u201d 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp.141-150, IEEE, 2019. 10.1109\/hst.2019.8741027","DOI":"10.1109\/HST.2019.8741027"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] G. Xin, J. Han, T. Yin, Y. Zhou, J. Yang, X. Cheng, and X. Zeng, \u201cVpqc: A domain-specific vector processor for post-quantum cryptography based on risc-v architecture,\u201d IEEE transactions on circuits and systems I: regular papers, vol.67, no.8, pp.2672-2684, 2020. 10.1109\/tcsi.2020.2983185","DOI":"10.1109\/TCSI.2020.2983185"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Z. Liang, S. Shen, Y. Shi, D. Sun, C. Zhang, G. Zhang, Y. Zhao, and Z. Zhao, \u201cNumber theoretic transform: generalization, optimization, concrete analysis and applications,\u201d International Conference on Information Security and Cryptology, pp.415-432, Springer, 2020. 10.1007\/978-3-030-71852-7_28","DOI":"10.1007\/978-3-030-71852-7_28"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] K. Braun, T. Fritzmann, G. Maringer, T. Schamberger, and J. Sep\u00falveda, \u201cSecure and compact full ntru hardware implementation,\u201d 2018 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp.89-94, IEEE, 2018. 10.1109\/vlsi-soc.2018.8645015","DOI":"10.1109\/VLSI-SoC.2018.8645015"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] L. Ducas, E. Kiltz, T. Lepoint, V. Lyubashevsky, P. Schwabe, G. Seiler, and D. Stehl\u00e9, \u201cCrystals-dilithium: A lattice-based digital signature scheme,\u201d IACR Transactions on Cryptographic Hardware and Embedded Systems, pp.238-268, 2018. 10.46586\/tches.v2018.i1.238-268","DOI":"10.46586\/tches.v2018.i1.238-268"},{"key":"29","doi-asserted-by":"publisher","unstructured":"[29] X. Chen, B. Yang, S. Yin, S. Wei, and L. Liu, \u201cCfntt: Scalable radix-2\/4 ntt multiplication architecture with an efficient conflict-free memory mapping scheme,\u201d IACR Transactions on Cryptographic Hardware and Embedded Systems, pp.94-126, 2022. 10.46586\/tches.v2022.i1.94-126","DOI":"10.46586\/tches.v2022.i1.94-126"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] W. Liu, S. Fan, A. Khalid, C. Rafferty, and M. O\u2019Neill, \u201cOptimized schoolbook polynomial multiplication for compact lattice-based cryptography on fpga,\u201d IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.27, no.10, pp.2459-2463, 2019. 10.1109\/tvlsi.2019.2922999","DOI":"10.1109\/TVLSI.2019.2922999"},{"key":"31","unstructured":"[31] Ultra, XILINX Virtex, \u201cUltrascale architecture and product data sheet: Overview,\u201d Accessed: Dec. 28, 2018."}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E109.C\/1\/E109.C_2024ECP5033\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,3]],"date-time":"2026-01-03T03:55:01Z","timestamp":1767412501000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E109.C\/1\/E109.C_2024ECP5033\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,1]]},"references-count":31,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2024ecp5033","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"type":"print","value":"0916-8524"},{"type":"electronic","value":"1745-1353"}],"subject":[],"published":{"date-parts":[[2026,1,1]]},"article-number":"2024ECP5033"}}